Toggle navigation
Patchwork
U-Boot
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Series =
riscv: Adding RISC-V CPU and timer driver
| Archived =
No
| 25 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Needs Review / ACK
Handled Elsewhere
Search
Archived
No
Yes
Both
Delegate
------
Nobody
jgarzik
arnd
ymano
smfrench
jlayton
tseliot
ogasawara
amitk
awhitcroft
mst
dayangkun
jwboyer
jwboyer
colinking
colinking
azummo
dwmw2
rtg
sconklin
smb
aliguori
bradf
galak
galak
demarchi
ms
bhundven
chbs
kengyu
kadlec
pdp
regit
jabk
laforge
laforge
tonyb
sfr
alai
zecke
zecke
__damien__
luka
luka
prafulla@marvell.com
cyrus
PeterHuewe
kiho
jow
jow
ypwong
nico
dedeckeh
dedeckeh
yousong
yousong
tomcwarren
mb
mrchuck
vineetg76
computersforpeace
Noltari
Noltari
patrick_delaunay
ee07b291
ldir
ldir
stefanct
zhouhan
carldani
blp
ffainelli
ffainelli
regXboi
bbrezillon
pravin
mkp
jpettit
mkresin
mkresin
thess
thess
fbarrat
fbarrat
phil
linville
jesse
tjaalton
esben
abrodkin
abrodkin
diproiettod
tbot
stephenfin
vriera
darball1
sammj
ajd
jogo
jogo
bhelgaas
blogic
blogic
tagr
tagr
tagr
oohal
russellb
ptomsich
agraf
joestringer
davem
davem
davem
mwalle
naveen
pchotard
pepe2k
pepe2k
arj
arj
andmur01
amitay
matttbe
pabeni
istokes
aparcar
Ansuel
goliath
martineau
tytso
danielschwierzeck
hs
mariosix
dcaratti
ovsrobot
ovsrobot
aserdean
XiaoYang
khem
mkorpershoek
marex
tpetazzoni
liwang
robimarko
apritzel
danielhb
groug
mmichelson
npiggin
pareddja
atishp
netdrv
mkubecek
stintel
stintel
jkicinski
cpitchen
maximeh
dsa
jstancek
pm215
bpf
jonhunter
shettyg
lorpie01
acelan
wigyori
wigyori
apopple
dja
alexhung
lynxis
lynxis
brgl
brgl
peda
akodanev
narmstrong
981213
0andriy
chunkeey
snowpatch_ozlabs
snowpatch_ozlabs
snowpatch_ozlabs
aivanov
atishp04
shemminger
blocktrron
monstr
vigneshr
mraynal
horms
stewart
stewart
freenix
rmilecki
rmilecki
rfried
kevery
akumar
xypron
ehristev
jacmet
wsa
Jaehoon
rsalvaterra
adrianschmutzler
sjg
hegdevasant
hegdevasant
prom
bmeng
jagan
ukleinek
ukleinek
ag
metan
kabel
ivanhu
arbab
abelloni
chleroy
rw
rw
apconole
pablo
pablo
wbx
Hauke
Hauke
legoater
legoater
legoater
svanheule
trini
bjonglez
ynezz
aik
sbabic
sbabic
pevik
xback
xback
richiejp
dangole
dangole
forty
next_ghost
anuppatel
anuppatel
echaudron
benh
rgrimm
acer
segher
pratyush
passgat
jms
jms
jms
festevam
mans0n
ruscur
jk
jk
jk
jk
xuyang
jmberg
Andes
linusw
linusw
ymorin
ymorin
numans
matthias_bgg
tambarus
kubu
apalos
dceara
strlen
strlen
pbrobinson
imaximets
spectrum
cazzacarna
neocturne
aldot
TIENFONG
mpe
ktraynor
arnout
robh
anguy11
nbd
nbd
calebccff
paulus
jm
stroese
Apply
Patch
Series
A/F/R/T
S/W/F
Date
Submitter
Delegate
State
[U-Boot,v5,25/25] riscv: Remove ae350.dts
riscv: Adding RISC-V CPU and timer driver
- - 2 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,24/25] riscv: bootm: Change to use boot_hart from global data
riscv: Adding RISC-V CPU and timer driver
- - 2 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,23/25] riscv: Save boot hart id to the global data
riscv: Adding RISC-V CPU and timer driver
- - 2 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,22/25] riscv: Adjust the _exit_trap() position to come before handle_trap()
riscv: Adding RISC-V CPU and timer driver
- - 2 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,21/25] riscv: Return to previous privilege level after trap handling
riscv: Adding RISC-V CPU and timer driver
- - 2 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,20/25] riscv: Fix context restore before returning from trap handler
riscv: Adding RISC-V CPU and timer driver
- - 2 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,19/25] riscv: Move trap handler codes to mtrap.S
riscv: Adding RISC-V CPU and timer driver
- - 2 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,18/25] riscv: Do some basic architecture level cpu initialization
riscv: Adding RISC-V CPU and timer driver
- - 2 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,17/25] riscv: Add indirect stringification to csr_xxx ops
riscv: Adding RISC-V CPU and timer driver
- - 2 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,16/25] riscv: Update supports_extension() to use desc from cpu driver
riscv: Adding RISC-V CPU and timer driver
- - 2 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,15/25] riscv: Add exception codes for xcause register
riscv: Adding RISC-V CPU and timer driver
- - 2 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,14/25] riscv: Add CSR numbers
riscv: Adding RISC-V CPU and timer driver
- - 2 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,13/25] riscv: Remove non-DM version of print_cpuinfo()
riscv: Adding RISC-V CPU and timer driver
- - 2 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,12/25] riscv: Probe cpus during boot
riscv: Adding RISC-V CPU and timer driver
- - 2 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,11/25] riscv: Enlarge the default SYS_MALLOC_F_LEN
riscv: Adding RISC-V CPU and timer driver
- - 2 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,10/25] riscv: qemu: Add platform-specific Kconfig options
riscv: Adding RISC-V CPU and timer driver
- - 2 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,09/25] riscv: Implement riscv_get_time() API using rdtime instruction
riscv: Adding RISC-V CPU and timer driver
- - 1 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,08/25] riscv: Add a SYSCON driver for SiFive's Core Local Interruptor
riscv: Adding RISC-V CPU and timer driver
- - 2 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,07/25] riscv: Introduce a Kconfig option for machine mode
riscv: Adding RISC-V CPU and timer driver
- - 1 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,06/25] riscv: ax25: Hide the ax25-specific Kconfig option
riscv: Adding RISC-V CPU and timer driver
- - 2 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,05/25] timer: Add generic driver for RISC-V privileged architecture defined timer
riscv: Adding RISC-V CPU and timer driver
- - 2 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,04/25] cpu: Add a RISC-V CPU driver
riscv: Adding RISC-V CPU and timer driver
- - 2 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,03/25] riscv: qemu: Create a simple-bus driver for the soc node
riscv: Adding RISC-V CPU and timer driver
- - 2 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,02/25] dm: cpu: Add timebase frequency to the platdata
riscv: Adding RISC-V CPU and timer driver
- - 3 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted
[U-Boot,v5,01/25] riscv: add Kconfig entries for the code model
riscv: Adding RISC-V CPU and timer driver
- - 1 -
-
-
-
2018-12-12
Bin Meng
Andes
Accepted