Show patches with: Archived = No       |   431001 patches
« 1 2 ... 1982 1983 1984 … 4310 4311 »
Patch Series A/F/R/T S/W/F Date Submitter Delegate State
[v4,4/9] {hmp, hw/pvrdma}: Expose device internals via monitor interface Misc fixes to pvrdma device 2 - 1 - --- 2019-03-03 Yuval Shaia New
[v4,3/9] hw/rdma: Protect against concurrent execution of poll_cq Misc fixes to pvrdma device - - 1 - --- 2019-03-03 Yuval Shaia New
[v4,2/9] hw/rdma: Introduce protected qlist Misc fixes to pvrdma device - - 1 - --- 2019-03-03 Yuval Shaia New
[v4,1/9] hw/rdma: Switch to generic error reporting way Misc fixes to pvrdma device - - 1 - --- 2019-03-03 Yuval Shaia New
[PULLv2] Reduce curses escdelay from 1s to 25ms [PULLv2] Reduce curses escdelay from 1s to 25ms - - - - --- 2019-03-03 Samuel Thibault New
[8/8] target/ppc: simplify get_cpu_vsrh() and get_cpu_vsrl() functions target/ppc: switch fpr/vsrl registers so all VSX registers are in host endian order - - - - --- 2019-03-03 Mark Cave-Ayland New
[7/8] target/ppc: introduce vsrh_offset() function target/ppc: switch fpr/vsrl registers so all VSX registers are in host endian order - - - - --- 2019-03-03 Mark Cave-Ayland New
[6/8] target/ppc: switch fpr/vsrl registers so all VSX registers are in host endian order target/ppc: switch fpr/vsrl registers so all VSX registers are in host endian order - - 1 - --- 2019-03-03 Mark Cave-Ayland New
[5/8] target/ppc: introduce avr_offset() function target/ppc: switch fpr/vsrl registers so all VSX registers are in host endian order - - - - --- 2019-03-03 Mark Cave-Ayland New
[4/8] target/ppc: introduce avrh_offset() and avrl_offset() functions target/ppc: switch fpr/vsrl registers so all VSX registers are in host endian order - - - - --- 2019-03-03 Mark Cave-Ayland New
[3/8] target/ppc: move Vsr* macros from internal.h to cpu.h target/ppc: switch fpr/vsrl registers so all VSX registers are in host endian order - - - - --- 2019-03-03 Mark Cave-Ayland New
[2/8] target/ppc: introduce single vsrl_offset() function target/ppc: switch fpr/vsrl registers so all VSX registers are in host endian order - - 1 - --- 2019-03-03 Mark Cave-Ayland New
[1/8] target/ppc: introduce single fpr_offset() function target/ppc: switch fpr/vsrl registers so all VSX registers are in host endian order - - 1 - --- 2019-03-03 Mark Cave-Ayland New
[V3,7/7] Migration/colo.c: Make user obtain the COLO mode info after failover Migration/colo: Fix upstream bugs when occur failover - - - - --- 2019-03-03 Zhang, Chen New
[V3,6/7] Migration/colo.c: Add the necessary checks for colo_do_failover Migration/colo: Fix upstream bugs when occur failover - - 2 - --- 2019-03-03 Zhang, Chen New
[V3,5/7] qapi/migration.json: Remove a variable that doesn't exist in example Migration/colo: Fix upstream bugs when occur failover - - 1 - --- 2019-03-03 Zhang, Chen New
[V3,4/7] Migration/colo.c: Add new COLOExitReason to handle all failover state Migration/colo: Fix upstream bugs when occur failover - - 1 - --- 2019-03-03 Zhang, Chen New
[V3,3/7] Migration/colo.c: Make COLO node running after failover Migration/colo: Fix upstream bugs when occur failover - - 1 - --- 2019-03-03 Zhang, Chen New
[V3,2/7] Migration/colo.c: Fix COLO failover status error Migration/colo: Fix upstream bugs when occur failover - - 1 - --- 2019-03-03 Zhang, Chen New
[V3,1/7] Migration/colo.c: Fix double close bug when occur COLO failover Migration/colo: Fix upstream bugs when occur failover - - 1 - --- 2019-03-03 Zhang, Chen New
[2/2] curses: add option to specify VGA font encoding Untitled series #95174 - - - - --- 2019-03-03 Samuel Thibault New
[1/2] iconv: detect and make curses depend on it curses: Add support for wide output - - - - --- 2019-03-03 Samuel Thibault New
Reduce curses escdelay from 1s to 0.2s Reduce curses escdelay from 1s to 0.2s - - - - --- 2019-03-03 Samuel Thibault New
slirp: Mark pieces missing IPv6 support slirp: Mark pieces missing IPv6 support - - - - --- 2019-03-03 Samuel Thibault New
[v4] hw/display: Add basic ATI VGA emulation [v4] hw/display: Add basic ATI VGA emulation 1 - 1 1 --- 2019-03-02 BALATON Zoltan New
[2/2] util/error: Remove unnecessary saved_errno util/error: Trivial cleanup - - - - --- 2019-03-02 Philippe Mathieu-Daudé New
[1/2] util/error: Remove an unnecessary NULL check util/error: Trivial cleanup - - 2 - --- 2019-03-02 Philippe Mathieu-Daudé New
BootLinuxConsoleTest: Let extract_from_deb handle various compressions BootLinuxConsoleTest: Let extract_from_deb handle various compressions - - - 1 --- 2019-03-02 Philippe Mathieu-Daudé New
Re-applying Freescale PPC E500 i2c/RTC patch Re-applying Freescale PPC E500 i2c/RTC patch - - - - --- 2019-03-02 Andrew Randrianasulu New
Forward-porting RTC device for eppc500 ? Forward-porting RTC device for eppc500 ? - - - - --- 2019-03-02 Andrew Randrianasulu New
decodetree: Add DisasContext to function part decodetree: Add DisasContext to function part - - - - --- 2019-03-02 Yoshinori Sato New
[RFC,v3,11/11] MAINTAINERS: Add RX entry. Add RX archtecture support - - - - --- 2019-03-02 Yoshinori Sato New
[RFC,v3,10/11] Add rx-softmmu Add RX archtecture support - - - - --- 2019-03-02 Yoshinori Sato New
[RFC,v3,09/11] RX Target hardware definition Add RX archtecture support - - - - --- 2019-03-02 Yoshinori Sato New
[RFC,v3,08/11] RX62N internal serial communication interface Add RX archtecture support - - - - --- 2019-03-02 Yoshinori Sato New
[RFC,v3,07/11] RX62N internal timer modules Add RX archtecture support - - - - --- 2019-03-02 Yoshinori Sato New
[RFC,v3,06/11] RX62N interrupt contorol uint Add RX archtecture support - - - - --- 2019-03-02 Yoshinori Sato New
[RFC,v3,05/11] target/rx: miscellaneous functions Add RX archtecture support - - - - --- 2019-03-02 Yoshinori Sato New
[RFC,v3,04/11] target/rx: RX disassembler Add RX archtecture support - - - - --- 2019-03-02 Yoshinori Sato New
[RFC,v3,03/11] target/rx: CPU definition Add RX archtecture support - - - - --- 2019-03-02 Yoshinori Sato New
[RFC,v3,02/11] target/rx: TCG helper Add RX archtecture support - - - - --- 2019-03-02 Yoshinori Sato New
[RFC,v3,01/11] target/rx: TCG Translation Add RX archtecture support - - - - --- 2019-03-02 Yoshinori Sato New
slirp: fix big/little endian conversion in ident protocol slirp: fix big/little endian conversion in ident protocol - - 1 - --- 2019-03-02 Samuel Thibault New
[PULL,34/34] target/riscv: Remaining rvc insn reuse 32 bit translators [PULL] target/riscv: Convert to decodetree - - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,33/34] target/riscv: Splice remaining compressed insn pairs for riscv32 vs riscv64 [PULL] target/riscv: Convert to decodetree - - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,32/34] target/riscv: Splice fsw_sd and flw_ld for riscv32 vs riscv64 [PULL] target/riscv: Convert to decodetree - - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,31/34] target/riscv: Convert @cl_d, @cl_w, @cs_d, @cs_w insns [PULL] target/riscv: Convert to decodetree - - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,30/34] target/riscv: Convert @cs_2 insns to share translation functions [PULL] target/riscv: Convert to decodetree - - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,29/34] target/riscv: Remove decode_RV32_64G() [PULL] target/riscv: Convert to decodetree - - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,28/34] target/riscv: Remove gen_system() [PULL] target/riscv: Convert to decodetree - - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,27/34] target/riscv: Rename trans_arith to gen_arith [PULL] target/riscv: Convert to decodetree - - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,26/34] target/riscv: Remove manual decoding of RV32/64M insn [PULL] target/riscv: Convert to decodetree - - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,25/34] target/riscv: Remove shift and slt insn manual decoding [PULL] target/riscv: Convert to decodetree - - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,24/34] target/riscv: make ADD/SUB/OR/XOR/AND insn use arg lists [PULL] target/riscv: Convert to decodetree - - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,23/34] target/riscv: Move gen_arith_imm() decoding into trans_* functions [PULL] target/riscv: Convert to decodetree - - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,22/34] target/riscv: Remove manual decoding from gen_store() [PULL] target/riscv: Convert to decodetree - - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,21/34] target/riscv: Remove manual decoding from gen_load() [PULL] target/riscv: Convert to decodetree - - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,20/34] target/riscv: Remove manual decoding from gen_branch() [PULL] target/riscv: Convert to decodetree - - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,19/34] target/riscv: Remove gen_jalr() [PULL] target/riscv: Convert to decodetree 1 - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,18/34] target/riscv: Convert quadrant 2 of RVXC insns to decodetree [PULL] target/riscv: Convert to decodetree - - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,17/34] target/riscv: Convert quadrant 1 of RVXC insns to decodetree [PULL] target/riscv: Convert to decodetree - - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,16/34] target/riscv: Convert quadrant 0 of RVXC insns to decodetree [PULL] target/riscv: Convert to decodetree - - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,15/34] target/riscv: Convert RV priv insns to decodetree [PULL] target/riscv: Convert to decodetree 1 - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,14/34] target/riscv: Convert RV64D insns to decodetree [PULL] target/riscv: Convert to decodetree 1 - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,13/34] target/riscv: Convert RV32D insns to decodetree [PULL] target/riscv: Convert to decodetree 1 - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,12/34] target/riscv: Convert RV64F insns to decodetree [PULL] target/riscv: Convert to decodetree 1 - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,11/34] target/riscv: Convert RV32F insns to decodetree [PULL] target/riscv: Convert to decodetree 1 - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,10/34] target/riscv: Convert RV64A insns to decodetree [PULL] target/riscv: Convert to decodetree 1 - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,09/34] target/riscv: Convert RV32A insns to decodetree [PULL] target/riscv: Convert to decodetree 1 - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,08/34] target/riscv: Convert RVXM insns to decodetree [PULL] target/riscv: Convert to decodetree 1 - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,07/34] target/riscv: Convert RVXI csr insns to decodetree [PULL] target/riscv: Convert to decodetree 1 - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,06/34] target/riscv: Convert RVXI fence insns to decodetree [PULL] target/riscv: Convert to decodetree 1 - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,05/34] target/riscv: Convert RVXI arithmetic insns to decodetree [PULL] target/riscv: Convert to decodetree 1 - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,04/34] target/riscv: Convert RV64I load/store insns to decodetree [PULL] target/riscv: Convert to decodetree 1 - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,03/34] target/riscv: Convert RV32I load/store insns to decodetree [PULL] target/riscv: Convert to decodetree 1 - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL,02/34] target/riscv: Convert RVXI branch insns to decodetree [PULL] target/riscv: Convert to decodetree 1 - 2 - --- 2019-03-01 Palmer Dabbelt New
[PULL,01/34] target/riscv: Activate decodetree and implemnt LUI & AUIPC [PULL,01/34] target/riscv: Activate decodetree and implemnt LUI & AUIPC 1 - 1 - --- 2019-03-01 Palmer Dabbelt New
[PULL] target/riscv: Convert to decodetree [PULL] target/riscv: Convert to decodetree - - - - --- 2019-03-01 Palmer Dabbelt New
slirp: check sscanf result when emulating ident slirp: check sscanf result when emulating ident - - 1 - --- 2019-03-01 William Bowling New
target/arm: Fix PC test for LDM (exception return) target/arm: Fix PC test for LDM (exception return) - - 1 - --- 2019-03-01 Richard Henderson New
[v3,10/10] target/arm: Implement ARMv8.5-FRINT target/arm: SB, PredInv, CondM, FRINT extensions - - - 1 --- 2019-03-01 Richard Henderson New
[v3,09/10] target/arm: Restructure handle_fp_1src_{single, double} target/arm: SB, PredInv, CondM, FRINT extensions - - - 1 --- 2019-03-01 Richard Henderson New
[v3,08/10] target/arm: Implement ARMv8.5-CondM target/arm: SB, PredInv, CondM, FRINT extensions - - - 1 --- 2019-03-01 Richard Henderson New
[v3,07/10] target/arm: Implement ARMv8.4-CondM target/arm: SB, PredInv, CondM, FRINT extensions - - - 1 --- 2019-03-01 Richard Henderson New
[v3,06/10] target/arm: Rearrange disas_data_proc_reg target/arm: SB, PredInv, CondM, FRINT extensions - - - - --- 2019-03-01 Richard Henderson New
[v3,05/10] target/arm: Add set/clear_pstate_bits, share gen_ss_advance target/arm: SB, PredInv, CondM, FRINT extensions - - - - --- 2019-03-01 Richard Henderson New
[v3,04/10] target/arm: Split helper_msr_i_pstate into 3 target/arm: SB, PredInv, CondM, FRINT extensions - - - - --- 2019-03-01 Richard Henderson New
[v3,03/10] target/arm: Implement ARMv8.0-PredInv target/arm: SB, PredInv, CondM, FRINT extensions - - - - --- 2019-03-01 Richard Henderson New
[v3,02/10] target/arm: Implement ARMv8.0-SB target/arm: SB, PredInv, CondM, FRINT extensions - - - - --- 2019-03-01 Richard Henderson New
[v3,01/10] target/arm: Split out arm_sctlr target/arm: SB, PredInv, CondM, FRINT extensions - - - - --- 2019-03-01 Richard Henderson New
[v4] thunk: fix of malloc to g_new [v4] thunk: fix of malloc to g_new - - 2 - --- 2019-03-01 Aarushi Mehta New
[2/2] spapr: Simulate CAS for qtest spapr: Fix CPU unplug tests - - 1 1 --- 2019-03-01 Greg Kurz New
[1/2] Revert "spapr: support memory unplug for qtest" spapr: Fix CPU unplug tests - - - - --- 2019-03-01 Greg Kurz New
[v5,10/10] tests/tcg: target/mips: Add tests for MIPS64R6 bit swap instructions Misc target/mips fixes and improvements - - - - --- 2019-03-01 Aleksandar Markovic New
[v5,09/10] tests/tcg: target/mips: Add tests for MIPS64R6 logic instructions Misc target/mips fixes and improvements - - - - --- 2019-03-01 Aleksandar Markovic New
[v5,08/10] tests/tcg: target/mips: Add wrappers for some MIPS64R6 instructions Misc target/mips fixes and improvements - - - - --- 2019-03-01 Aleksandar Markovic New
[v5,07/10] tests/tcg: target/mips: Add test utilities for 64-bit tests Misc target/mips fixes and improvements - - - - --- 2019-03-01 Aleksandar Markovic New
[v5,06/10] tests/tcg: target/mips: Add wrappers for MSA FP max/min instructions Misc target/mips fixes and improvements - - - - --- 2019-03-01 Aleksandar Markovic New
[v5,05/10] tests/tcg: target/mips: Add wrappers for MSA bit copy instructions Misc target/mips fixes and improvements - - - - --- 2019-03-01 Aleksandar Markovic New
[v5,04/10] tests/tcg: target/mips: Add wrappers for MSA shift instructions Misc target/mips fixes and improvements - - - - --- 2019-03-01 Aleksandar Markovic New
« 1 2 ... 1982 1983 1984 … 4310 4311 »