Toggle navigation
Patchwork
QEMU Development
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Submitter =
Bin Meng
| Archived =
No
| 1259 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Needs Review / ACK
Handled Elsewhere
Search
Archived
No
Yes
Both
Delegate
------
Nobody
jgarzik
arnd
ymano
smfrench
jlayton
tseliot
ogasawara
amitk
awhitcroft
mst
dayangkun
jwboyer
jwboyer
colinking
colinking
azummo
dwmw2
rtg
sconklin
smb
aliguori
bradf
galak
galak
demarchi
ms
bhundven
chbs
kengyu
kadlec
pdp
regit
jabk
laforge
laforge
tonyb
sfr
alai
zecke
zecke
__damien__
luka
luka
prafulla@marvell.com
cyrus
PeterHuewe
kiho
jow
jow
ypwong
nico
dedeckeh
dedeckeh
yousong
yousong
tomcwarren
mb
mrchuck
vineetg76
computersforpeace
Noltari
Noltari
patrick_delaunay
ee07b291
ldir
ldir
stefanct
zhouhan
carldani
blp
ffainelli
ffainelli
regXboi
bbrezillon
pravin
mkp
jpettit
mkresin
mkresin
thess
thess
fbarrat
fbarrat
phil
linville
jesse
tjaalton
esben
abrodkin
abrodkin
diproiettod
tbot
stephenfin
vriera
darball1
sammj
ajd
jogo
jogo
bhelgaas
blogic
blogic
tagr
tagr
tagr
oohal
russellb
ptomsich
agraf
joestringer
davem
davem
davem
mwalle
naveen
pchotard
pepe2k
pepe2k
arj
arj
andmur01
amitay
matttbe
pabeni
istokes
aparcar
Ansuel
goliath
martineau
tytso
danielschwierzeck
hs
mariosix
dcaratti
ovsrobot
ovsrobot
aserdean
XiaoYang
khem
tpetazzoni
mkorpershoek
marex
liwang
robimarko
mmichelson
apritzel
danielhb
groug
npiggin
pareddja
atishp
netdrv
mkubecek
stintel
stintel
jkicinski
cpitchen
maximeh
dsa
jstancek
pm215
bpf
jonhunter
shettyg
lorpie01
acelan
wigyori
wigyori
apopple
dja
alexhung
lynxis
lynxis
brgl
brgl
peda
akodanev
narmstrong
981213
0andriy
chunkeey
snowpatch_ozlabs
snowpatch_ozlabs
snowpatch_ozlabs
aivanov
atishp04
shemminger
blocktrron
monstr
vigneshr
mraynal
horms
stewart
stewart
freenix
rmilecki
rmilecki
rfried
kevery
akumar
jacmet
xypron
wsa
Jaehoon
rsalvaterra
adrianschmutzler
sjg
hegdevasant
hegdevasant
prom
bmeng
jagan
ukleinek
ukleinek
ag
ehristev
metan
kabel
ivanhu
arbab
abelloni
chleroy
pablo
pablo
apconole
svanheule
legoater
legoater
legoater
rw
rw
wbx
trini
Hauke
Hauke
bjonglez
ynezz
aik
sbabic
sbabic
pevik
xback
xback
richiejp
dangole
dangole
forty
next_ghost
anuppatel
anuppatel
echaudron
acer
benh
rgrimm
segher
passgat
pratyush
jms
jms
jms
festevam
mans0n
Andes
ruscur
jmberg
linusw
linusw
ymorin
ymorin
numans
jk
jk
jk
jk
xuyang
matthias_bgg
tambarus
kubu
apalos
dceara
pbrobinson
imaximets
strlen
strlen
spectrum
cazzacarna
neocturne
aldot
TIENFONG
mpe
ktraynor
arnout
nbd
nbd
robh
anguy11
calebccff
paulus
jm
stroese
Apply
«
1
2
...
10
11
12
13
»
Patch
Series
A/F/R/T
S/W/F
Date
Submitter
Delegate
State
[1/5] roms/opensbi: Update to support building bios images for generic platform
riscv: Switch to use generic platform of opensbi bios images
- - 1 -
-
-
-
2020-05-01
Bin Meng
New
riscv/spike: Change the default bios to use plain binary image
riscv/spike: Change the default bios to use plain binary image
- - - -
-
-
-
2020-05-01
Bin Meng
New
riscv: Change the default behavior if no -bios option is specified
riscv: Change the default behavior if no -bios option is specified
- - 1 -
-
-
-
2020-05-01
Bin Meng
New
roms: opensbi: Upgrade from v0.6 to v0.7
roms: opensbi: Upgrade from v0.6 to v0.7
- - 1 -
-
-
-
2020-04-20
Bin Meng
New
hw/riscv: Generate correct "mmu-type" for 32-bit machines
hw/riscv: Generate correct "mmu-type" for 32-bit machines
- - 1 -
-
-
-
2020-03-07
Bin Meng
New
[v2,4/4] gitlab-ci.yml: Add jobs to build OpenSBI firmware binaries
riscv: Upgrade OpenSBI to v0.6 and add 32-bit sifive_u bios image
1 - - -
-
-
-
2020-02-24
Bin Meng
New
[v2,3/4] riscv: sifive_u: Update BIOS_FILENAME for 32-bit
riscv: Upgrade OpenSBI to v0.6 and add 32-bit sifive_u bios image
- - 1 -
-
-
-
2020-02-24
Bin Meng
New
[v2,2/4] roms: opensbi: Add 32-bit firmware image for sifive_u machine
riscv: Upgrade OpenSBI to v0.6 and add 32-bit sifive_u bios image
- - 1 -
-
-
-
2020-02-24
Bin Meng
New
[v2,1/4] roms: opensbi: Upgrade from v0.5 to v0.6
riscv: Upgrade OpenSBI to v0.6 and add 32-bit sifive_u bios image
- - 1 -
-
-
-
2020-02-24
Bin Meng
New
[2/2] riscv: sifive_u: Update BIOS_FILENAME for 32-bit
[1/2] riscv: roms: Add 32-bit OpenSBI firmware image for sifive_u
- - 1 -
-
-
-
2020-02-20
Bin Meng
Superseded
[1/2] riscv: roms: Add 32-bit OpenSBI firmware image for sifive_u
[1/2] riscv: roms: Add 32-bit OpenSBI firmware image for sifive_u
- - - -
-
-
-
2020-02-20
Bin Meng
Superseded
[v2] riscv: sifive_u: Add a "serial" property for board serial number
[v2] riscv: sifive_u: Add a "serial" property for board serial number
- - 1 -
-
-
-
2020-02-16
Bin Meng
New
riscv: virt: Allow PCI address 0
riscv: virt: Allow PCI address 0
- - 1 -
-
-
-
2019-11-22
Bin Meng
New
riscv: sifive_u: Add a "serial" property for board serial number
riscv: sifive_u: Add a "serial" property for board serial number
- - 2 -
-
-
-
2019-11-16
Bin Meng
Superseded
[v2,2/2] riscv: sifive_u: Add ethernet0 to the aliases node
[v2,1/2] riscv: hw: Drop "clock-frequency" property of cpu nodes
- - 2 -
-
-
-
2019-09-21
Bin Meng
New
[v2,1/2] riscv: hw: Drop "clock-frequency" property of cpu nodes
[v2,1/2] riscv: hw: Drop "clock-frequency" property of cpu nodes
- - 1 -
-
-
-
2019-09-21
Bin Meng
New
riscv: Skip checking CSR privilege level in debugger mode
riscv: Skip checking CSR privilege level in debugger mode
- - 1 -
-
-
-
2019-09-20
Bin Meng
New
[2/2] riscv: sifive_u: Add ethernet0 to the aliases node
[1/2] riscv: sifive_u: Drop "clock-frequency" property of cpu nodes
- - 1 -
-
-
-
2019-09-20
Bin Meng
Superseded
[1/2] riscv: sifive_u: Drop "clock-frequency" property of cpu nodes
[1/2] riscv: sifive_u: Drop "clock-frequency" property of cpu nodes
- - 1 -
-
-
-
2019-09-20
Bin Meng
Superseded
[v8,32/32] riscv: sifive_u: Update model and compatible strings in device tree
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,31/32] riscv: sifive_u: Remove handcrafted clock nodes for UART and ethernet
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,30/32] riscv: sifive_u: Fix broken GEM support
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,29/32] riscv: sifive_u: Instantiate OTP memory with a serial number
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,28/32] riscv: sifive: Implement a model for SiFive FU540 OTP
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,27/32] riscv: roms: Update default bios for sifive_u machine
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,26/32] riscv: sifive_u: Change UART node name in device tree
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,25/32] riscv: sifive_u: Update UART base addresses and IRQs
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
1 - 2 -
-
-
-
2019-09-06
Bin Meng
New
[v8,24/32] riscv: sifive_u: Reference PRCI clocks in UART and ethernet nodes
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,23/32] riscv: sifive_u: Add PRCI block to the SoC
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,22/32] riscv: sifive_u: Generate hfclk and rtcclk nodes
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,21/32] riscv: sifive: Implement PRCI model for FU540
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 2 -
-
-
-
2019-09-06
Bin Meng
New
[v8,20/32] riscv: sifive_u: Update PLIC hart topology configuration string
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,19/32] riscv: sifive_u: Update hart configuration to reflect the real FU540 SoC
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,18/32] riscv: sifive_u: Set the minimum number of cpus to 2
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,17/32] riscv: hart: Add a "hartid-base" property to RISC-V hart array
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,16/32] riscv: hart: Extract hart realize to a separate routine
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,15/32] riscv: Add a sifive_cpu.h to include both E and U cpu type defines
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 2 -
-
-
-
2019-09-06
Bin Meng
New
[v8,14/32] riscv: sifive_e: Drop sifive_mmio_emulate()
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,13/32] riscv: sifive_e: prci: Update the PRCI register block size
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 2 -
-
-
-
2019-09-06
Bin Meng
New
[v8,12/32] riscv: sifive_e: prci: Fix a typo of hfxosccfg register programming
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
1 - 2 -
-
-
-
2019-09-06
Bin Meng
New
[v8,11/32] riscv: sifive: Rename sifive_prci.{c, h} to sifive_e_prci.{c, h}
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 2 -
-
-
-
2019-09-06
Bin Meng
New
[v8,10/32] riscv: sifive_u: Remove the unnecessary include of prci header
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,08/32] riscv: hw: Remove the unnecessary include of target/riscv/cpu.h
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,07/32] riscv: hw: Change to use qemu_log_mask(LOG_GUEST_ERROR, ...) instead
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,06/32] riscv: hw: Change create_fdt() to return void
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 3 -
-
-
-
2019-09-06
Bin Meng
New
[v8,05/32] riscv: hw: Remove not needed PLIC properties in device tree
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 2 -
-
-
-
2019-09-06
Bin Meng
New
[v8,04/32] riscv: hw: Use qemu_fdt_setprop_cell() for property with only 1 cell
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,03/32] riscv: hw: Remove superfluous "linux, phandle" property
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,02/32] riscv: sifive_test: Add reset functionality
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-06
Bin Meng
New
[v8,01/32] riscv: hw: Remove duplicated "hw/hw.h" inclusion
[v8,01/32] riscv: hw: Remove duplicated "hw/hw.h" inclusion
- 1 1 -
-
-
-
2019-09-06
Bin Meng
New
riscv: hw: Remove duplicated "hw/hw.h" inclusion
riscv: hw: Remove duplicated "hw/hw.h" inclusion
- 1 - -
-
-
-
2019-09-06
Bin Meng
Superseded
[v2] riscv: sifive_test: Add reset functionality
[v2] riscv: sifive_test: Add reset functionality
- - 1 -
-
-
-
2019-09-05
Bin Meng
New
[v7,30/30] riscv: sifive_u: Update model and compatible strings in device tree
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,29/30] riscv: sifive_u: Remove handcrafted clock nodes for UART and ethernet
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,28/30] riscv: sifive_u: Fix broken GEM support
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,27/30] riscv: sifive_u: Instantiate OTP memory with a serial number
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,26/30] riscv: sifive: Implement a model for SiFive FU540 OTP
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,25/30] riscv: roms: Update default bios for sifive_u machine
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,24/30] riscv: sifive_u: Change UART node name in device tree
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,23/30] riscv: sifive_u: Update UART base addresses and IRQs
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
1 - 2 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,22/30] riscv: sifive_u: Reference PRCI clocks in UART and ethernet nodes
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,21/30] riscv: sifive_u: Add PRCI block to the SoC
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,20/30] riscv: sifive_u: Generate hfclk and rtcclk nodes
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,19/30] riscv: sifive: Implement PRCI model for FU540
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,18/30] riscv: sifive_u: Update PLIC hart topology configuration string
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,17/30] riscv: sifive_u: Update hart configuration to reflect the real FU540 SoC
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,16/30] riscv: sifive_u: Set the minimum number of cpus to 2
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,15/30] riscv: hart: Add a "hartid-base" property to RISC-V hart array
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,14/30] riscv: hart: Extract hart realize to a separate routine
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,13/30] riscv: Add a sifive_cpu.h to include both E and U cpu type defines
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 2 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,12/30] riscv: sifive_e: Drop sifive_mmio_emulate()
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,11/30] riscv: sifive_e: prci: Update the PRCI register block size
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 2 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,10/30] riscv: sifive_e: prci: Fix a typo of hfxosccfg register programming
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
1 - 2 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,09/30] riscv: sifive: Rename sifive_prci.{c, h} to sifive_e_prci.{c, h}
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 2 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,08/30] riscv: sifive_u: Remove the unnecessary include of prci header
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,06/30] riscv: hw: Remove the unnecessary include of target/riscv/cpu.h
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,05/30] riscv: hw: Change to use qemu_log_mask(LOG_GUEST_ERROR, ...) instead
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,04/30] riscv: hw: Change create_fdt() to return void
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 3 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,03/30] riscv: hw: Remove not needed PLIC properties in device tree
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 2 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,02/30] riscv: hw: Use qemu_fdt_setprop_cell() for property with only 1 cell
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v7,01/30] riscv: hw: Remove superfluous "linux, phandle" property
riscv: sifive_u: Improve the emulation fidelity of sifive_u machine
- - 1 -
-
-
-
2019-09-01
Bin Meng
Superseded
[v6,30/30] riscv: sifive_u: Update model and compatible strings in device tree
[v6,01/30] riscv: hw: Remove superfluous "linux, phandle" property
- - 1 -
-
-
-
2019-08-27
Bin Meng
Superseded
[v6,29/30] riscv: sifive_u: Remove handcrafted clock nodes for UART and ethernet
[v6,01/30] riscv: hw: Remove superfluous "linux, phandle" property
- - 1 -
-
-
-
2019-08-27
Bin Meng
Superseded
[v6,28/30] riscv: sifive_u: Fix broken GEM support
[v6,01/30] riscv: hw: Remove superfluous "linux, phandle" property
- - 1 -
-
-
-
2019-08-27
Bin Meng
Superseded
[v6,27/30] riscv: sifive_u: Instantiate OTP memory with a serial number
[v6,01/30] riscv: hw: Remove superfluous "linux, phandle" property
- - 1 -
-
-
-
2019-08-27
Bin Meng
Superseded
[v6,26/30] riscv: sifive: Implement a model for SiFive FU540 OTP
[v6,01/30] riscv: hw: Remove superfluous "linux, phandle" property
- - - -
-
-
-
2019-08-27
Bin Meng
Superseded
[v6,25/30] riscv: roms: Update default bios for sifive_u machine
[v6,01/30] riscv: hw: Remove superfluous "linux, phandle" property
- - 1 -
-
-
-
2019-08-27
Bin Meng
Superseded
[v6,24/30] riscv: sifive_u: Change UART node name in device tree
[v6,01/30] riscv: hw: Remove superfluous "linux, phandle" property
- - 1 -
-
-
-
2019-08-27
Bin Meng
Superseded
[v6,23/30] riscv: sifive_u: Update UART base addresses and IRQs
[v6,01/30] riscv: hw: Remove superfluous "linux, phandle" property
1 - 2 -
-
-
-
2019-08-27
Bin Meng
Superseded
[v6,22/30] riscv: sifive_u: Reference PRCI clocks in UART and ethernet nodes
[v6,01/30] riscv: hw: Remove superfluous "linux, phandle" property
- - 1 -
-
-
-
2019-08-27
Bin Meng
Superseded
[v6,21/30] riscv: sifive_u: Add PRCI block to the SoC
[v6,01/30] riscv: hw: Remove superfluous "linux, phandle" property
- - 1 -
-
-
-
2019-08-27
Bin Meng
Superseded
[v6,20/30] riscv: sifive_u: Generate hfclk and rtcclk nodes
[v6,01/30] riscv: hw: Remove superfluous "linux, phandle" property
- - 1 -
-
-
-
2019-08-27
Bin Meng
Superseded
[v6,19/30] riscv: sifive: Implement PRCI model for FU540
[v6,01/30] riscv: hw: Remove superfluous "linux, phandle" property
- - 1 -
-
-
-
2019-08-27
Bin Meng
Superseded
[v6,18/30] riscv: sifive_u: Update PLIC hart topology configuration string
[v6,01/30] riscv: hw: Remove superfluous "linux, phandle" property
- - 1 -
-
-
-
2019-08-27
Bin Meng
Superseded
[v6,17/30] riscv: sifive_u: Update hart configuration to reflect the real FU540 SoC
[v6,01/30] riscv: hw: Remove superfluous "linux, phandle" property
- - 1 -
-
-
-
2019-08-27
Bin Meng
Superseded
[v6,16/30] riscv: sifive_u: Set the minimum number of cpus to 2
[v6,01/30] riscv: hw: Remove superfluous "linux, phandle" property
- - 1 -
-
-
-
2019-08-27
Bin Meng
Superseded
[v6,15/30] riscv: hart: Add a "hartid-base" property to RISC-V hart array
[v6,01/30] riscv: hw: Remove superfluous "linux, phandle" property
- - - -
-
-
-
2019-08-27
Bin Meng
Superseded
[v6,14/30] riscv: hart: Extract hart realize to a separate routine
[v6,01/30] riscv: hw: Remove superfluous "linux, phandle" property
- - 1 -
-
-
-
2019-08-27
Bin Meng
Superseded
[v6,13/30] riscv: Add a sifive_cpu.h to include both E and U cpu type defines
[v6,01/30] riscv: hw: Remove superfluous "linux, phandle" property
- - 2 -
-
-
-
2019-08-27
Bin Meng
Superseded
[v6,12/30] riscv: sifive_e: Drop sifive_mmio_emulate()
[v6,01/30] riscv: hw: Remove superfluous "linux, phandle" property
- - 1 -
-
-
-
2019-08-27
Bin Meng
Superseded
«
1
2
...
10
11
12
13
»