Toggle navigation
Patchwork
GNU Compiler Collection
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Submitter =
Lehua Ding
| State =
Action Required
| Archived =
No
| 146 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Needs Review / ACK
Handled Elsewhere
Search
Archived
No
Yes
Both
Delegate
------
Nobody
jgarzik
arnd
ymano
smfrench
jlayton
tseliot
ogasawara
amitk
awhitcroft
mst
dayangkun
jwboyer
jwboyer
colinking
colinking
azummo
dwmw2
rtg
sconklin
smb
aliguori
bradf
galak
galak
demarchi
ms
bhundven
chbs
kengyu
kadlec
pdp
regit
jabk
laforge
laforge
tonyb
sfr
alai
zecke
zecke
__damien__
luka
luka
prafulla@marvell.com
cyrus
PeterHuewe
kiho
jow
jow
ypwong
nico
dedeckeh
dedeckeh
yousong
yousong
tomcwarren
mb
mrchuck
vineetg76
computersforpeace
Noltari
Noltari
patrick_delaunay
ee07b291
ldir
ldir
stefanct
zhouhan
carldani
blp
ffainelli
ffainelli
regXboi
bbrezillon
pravin
mkp
jpettit
mkresin
mkresin
thess
thess
fbarrat
fbarrat
phil
linville
jesse
tjaalton
esben
abrodkin
abrodkin
diproiettod
tbot
stephenfin
vriera
darball1
sammj
ajd
jogo
jogo
bhelgaas
blogic
blogic
tagr
tagr
tagr
oohal
russellb
ptomsich
agraf
joestringer
davem
davem
davem
mwalle
naveen
pchotard
pepe2k
pepe2k
arj
arj
andmur01
amitay
matttbe
pabeni
istokes
aparcar
Ansuel
goliath
martineau
tytso
danielschwierzeck
hs
mariosix
dcaratti
ovsrobot
ovsrobot
aserdean
XiaoYang
khem
mkorpershoek
marex
tpetazzoni
liwang
robimarko
apritzel
danielhb
groug
mmichelson
npiggin
pareddja
atishp
netdrv
mkubecek
stintel
stintel
jkicinski
cpitchen
maximeh
dsa
jstancek
pm215
bpf
jonhunter
shettyg
lorpie01
acelan
wigyori
wigyori
apopple
dja
alexhung
lynxis
lynxis
brgl
brgl
peda
akodanev
narmstrong
981213
0andriy
chunkeey
snowpatch_ozlabs
snowpatch_ozlabs
snowpatch_ozlabs
aivanov
atishp04
shemminger
blocktrron
monstr
vigneshr
mraynal
horms
stewart
stewart
freenix
rmilecki
rmilecki
rfried
kevery
akumar
xypron
ehristev
jacmet
wsa
Jaehoon
rsalvaterra
adrianschmutzler
sjg
hegdevasant
hegdevasant
prom
bmeng
jagan
ukleinek
ukleinek
ag
metan
kabel
ivanhu
arbab
abelloni
chleroy
rw
rw
apconole
pablo
pablo
wbx
Hauke
Hauke
legoater
legoater
legoater
svanheule
trini
bjonglez
ynezz
aik
sbabic
sbabic
pevik
xback
xback
richiejp
dangole
dangole
forty
next_ghost
anuppatel
anuppatel
echaudron
benh
rgrimm
acer
segher
pratyush
passgat
jms
jms
jms
festevam
mans0n
ruscur
jk
jk
jk
jk
xuyang
jmberg
Andes
linusw
linusw
ymorin
ymorin
numans
matthias_bgg
tambarus
kubu
apalos
dceara
strlen
strlen
pbrobinson
imaximets
spectrum
cazzacarna
neocturne
aldot
TIENFONG
mpe
ktraynor
arnout
anguy11
nbd
nbd
calebccff
robh
paulus
jm
stroese
Apply
«
1
2
»
Patch
Series
A/F/R/T
S/W/F
Date
Submitter
Delegate
State
Add more ForEachMacros to clang-format file
Add more ForEachMacros to clang-format file
- - - -
-
-
-
2023-06-02
Lehua Ding
New
RISC-V: Add an experimental vector calling convention
RISC-V: Add an experimental vector calling convention
- - - -
-
-
-
2023-06-25
Lehua Ding
New
RISC-V: Add conditional autovec convert(INT<->FP) patterns
RISC-V: Add conditional autovec convert(INT<->FP) patterns
- - - -
-
-
-
2023-08-24
Lehua Ding
New
RISC-V: Add conditional convert autovec patterns between FPs
RISC-V: Add conditional convert autovec patterns between FPs
- - - -
-
-
-
2023-08-23
Lehua Ding
New
RISC-V: Add conditional sign/zero extension and truncation autovec patterns
RISC-V: Add conditional sign/zero extension and truncation autovec patterns
- - - -
-
-
-
2023-08-23
Lehua Ding
New
RISC-V: Add conditional sqrt autovec pattern
RISC-V: Add conditional sqrt autovec pattern
- - - -
-
-
-
2023-09-04
Lehua Ding
New
RISC-V: Add conditional unary neg/abs/not autovec patterns
RISC-V: Add conditional unary neg/abs/not autovec patterns
- - - -
-
-
-
2023-08-22
Lehua Ding
New
RISC-V: Add fixed PR111255 testcase by other patch
RISC-V: Add fixed PR111255 testcase by other patch
- - - -
-
-
-
2023-09-18
Lehua Ding
New
RISC-V: Add missed cond autovec testcases
RISC-V: Add missed cond autovec testcases
- - - -
-
-
-
2023-09-12
Lehua Ding
New
RISC-V: Add the missed combine of [u]int64 -> _Float16 and vcond
RISC-V: Add the missed combine of [u]int64 -> _Float16 and vcond
- - - -
-
-
-
2023-10-31
Lehua Ding
New
RISC-V: Add the missed half floating-point mode patterns of local_pic_load/store when only use zfhm…
RISC-V: Add the missed half floating-point mode patterns of local_pic_load/store when only use zfhm…
- - - -
-
-
-
2023-08-12
Lehua Ding
New
RISC-V: Add tuple vector mode psABI checking and simplify code
RISC-V: Add tuple vector mode psABI checking and simplify code
- - - -
-
-
-
2023-06-18
Lehua Ding
New
RISC-V: Adjusting the comments of the emit_vlmax_insn/emit_vlmax_insn_lra/emit_nonvlmax_insn functi…
RISC-V: Adjusting the comments of the emit_vlmax_insn/emit_vlmax_insn_lra/emit_nonvlmax_insn functi…
- - - -
-
-
-
2023-09-21
Lehua Ding
New
RISC-V: Change fnms testcases assertion to xfail
RISC-V: Change fnms testcases assertion to xfail
- - - -
-
-
-
2023-08-22
Lehua Ding
New
RISC-V: Change vsetvl tail and mask policy to default policy
RISC-V: Change vsetvl tail and mask policy to default policy
- - - -
-
-
-
2023-08-31
Lehua Ding
New
RISC-V: Ensure all implied extensions are included[PR110696]
RISC-V: Ensure all implied extensions are included[PR110696]
- - - -
-
-
-
2023-07-17
Lehua Ding
New
RISC-V: Ensure vector args and return use function stack to pass [PR110119]
RISC-V: Ensure vector args and return use function stack to pass [PR110119]
- - - -
-
-
-
2023-06-14
Lehua Ding
New
RISC-V: Fix -march error of zhinxmin testcases
RISC-V: Fix -march error of zhinxmin testcases
- - - -
-
-
-
2023-08-18
Lehua Ding
New
RISC-V: Fix PR 110119
RISC-V: Fix PR 110119
- - - -
-
-
-
2023-06-14
Lehua Ding
New
RISC-V: Fix XPASS slp testcases
RISC-V: Fix XPASS slp testcases
- - - -
-
-
-
2023-08-17
Lehua Ding
New
RISC-V: Fix compiler warning of riscv_arg_has_vector
RISC-V: Fix compiler warning of riscv_arg_has_vector
- - - -
-
-
-
2023-06-20
Lehua Ding
New
RISC-V: Fix error combine of pred_mov pattern
RISC-V: Fix error combine of pred_mov pattern
- - - -
-
-
-
2023-08-08
Lehua Ding
New
RISC-V: Fix failed testcase when use -cmodel=medany
RISC-V: Fix failed testcase when use -cmodel=medany
- - - -
-
-
-
2023-10-17
Lehua Ding
New
RISC-V: Fix testcase failed when default -mcmodel=medany
RISC-V: Fix testcase failed when default -mcmodel=medany
- - - -
-
-
-
2023-07-18
Lehua Ding
New
RISC-V: Fix using wrong mode to get reduction insn vlmax
RISC-V: Fix using wrong mode to get reduction insn vlmax
- - - -
-
-
-
2023-09-15
Lehua Ding
New
RISC-V: Fix vsetvl pass ICE
RISC-V: Fix vsetvl pass ICE
- - - -
-
-
-
2023-08-30
Lehua Ding
New
RISC-V: Fixed ICE caused by missing operand
RISC-V: Fixed ICE caused by missing operand
- - - -
-
-
-
2023-09-20
Lehua Ding
New
RISC-V: Fixed failed rvv combine testcases
RISC-V: Fixed failed rvv combine testcases
- - - -
-
-
-
2023-11-07
Lehua Ding
New
RISC-V: Forbidden fuse vlmax vsetvl to DEMAND_NONZERO_AVL vsetvl
RISC-V: Forbidden fuse vlmax vsetvl to DEMAND_NONZERO_AVL vsetvl
- - - -
-
-
-
2023-08-17
Lehua Ding
New
RISC-V: Keep vlmax vector operators in simple form until split1 pass
RISC-V: Keep vlmax vector operators in simple form until split1 pass
- - - -
-
-
-
2023-09-04
Lehua Ding
New
RISC-V: Refactor and clean emit_{vlmax, nonvlmax}_xxx functions
RISC-V: Refactor and clean emit_{vlmax, nonvlmax}_xxx functions
- - - -
-
-
-
2023-08-30
Lehua Ding
New
RISC-V: Refactor and clean expand_cond_len_{unop, binop, ternop}
RISC-V: Refactor and clean expand_cond_len_{unop, binop, ternop}
- - - -
-
-
-
2023-08-25
Lehua Ding
New
RISC-V: Refactor and cleanup fma patterns
RISC-V: Refactor and cleanup fma patterns
- - - -
-
-
-
2023-09-18
Lehua Ding
New
RISC-V: Refactor and cleanup vsetvl pass
RISC-V: Refactor and cleanup vsetvl pass
- - - -
-
-
-
2023-10-16
Lehua Ding
New
RISC-V: Refactor expand_reduction and cleanup enum reduction_type
RISC-V: Refactor expand_reduction and cleanup enum reduction_type
- - - -
-
-
-
2023-09-15
Lehua Ding
New
RISC-V: Remove duplicate `#include "riscv-vector-switch.def"`
RISC-V: Remove duplicate `#include "riscv-vector-switch.def"`
- - - -
-
-
-
2023-06-13
Lehua Ding
New
RISC-V: Remove testcase that cannot be compiled because VLEN limitation
RISC-V: Remove testcase that cannot be compiled because VLEN limitation
- - - -
-
-
-
2023-07-18
Lehua Ding
New
RISC-V: Removed misleading comments in testcases
RISC-V: Removed misleading comments in testcases
- - - -
-
-
-
2023-09-18
Lehua Ding
New
RISC-V: Removed unnecessary sign-extend for vsetvl
RISC-V: Removed unnecessary sign-extend for vsetvl
- - - -
-
-
-
2023-11-08
Lehua Ding
New
RISC-V: Rename predicate vector_gs_scale_operand_16/32 to more generic names
RISC-V: Rename predicate vector_gs_scale_operand_16/32 to more generic names
- - - -
-
-
-
2023-09-21
Lehua Ding
New
RISC-V: Reorganize and rename combine patterns in autovec-opt.md
RISC-V: Reorganize and rename combine patterns in autovec-opt.md
- - - -
-
-
-
2023-09-20
Lehua Ding
New
RISC-V: Revert the convert from vmv.s.x to vmv.v.i
RISC-V: Revert the convert from vmv.s.x to vmv.v.i
- - - -
-
-
-
2023-08-11
Lehua Ding
New
RISC-V: Support combine cond extend and reduce sum to cond widen reduce sum
RISC-V: Support combine cond extend and reduce sum to cond widen reduce sum
- - - -
-
-
-
2023-09-18
Lehua Ding
New
RISC-V: Support combine extend and reduce sum to widen reduce sum
RISC-V: Support combine extend and reduce sum to widen reduce sum
- - - -
-
-
-
2023-09-14
Lehua Ding
New
RISC-V: Support cond vfsgnj.vv autovec pattern
RISC-V: Support cond vfsgnj.vv autovec pattern
- - - -
-
-
-
2023-09-12
Lehua Ding
New
RISC-V: Support cond vmulh.vv and vmulu.vv
RISC-V: Support cond vmulh.vv and vmulu.vv
- - - -
-
-
-
2023-09-12
Lehua Ding
New
RISC-V: Support cond vnsrl/vnsra
RISC-V: Support cond vnsrl/vnsra
- - - -
-
-
-
2023-09-12
Lehua Ding
New
RISC-V: Throw compilation error for unknown sub-extension or supervisor extension
RISC-V: Throw compilation error for unknown sub-extension or supervisor extension
- - - -
-
-
-
2023-07-12
Lehua Ding
New
Support folding min(poly,poly) to const
Support folding min(poly,poly) to const
- - - -
-
-
-
2023-09-08
Lehua Ding
New
[1/1,fwprop] : Add the support of forwarding the vec_duplicate rtx
[1/1,fwprop] : Add the support of forwarding the vec_duplicate rtx
- - - -
-
-
-
2023-01-13
Lehua Ding
New
[1/1,fwprop] : Add the support of forwarding the vec_duplicate rtx
[1/1,fwprop] : Add the support of forwarding the vec_duplicate rtx
- - - -
-
-
-
2023-01-13
Lehua Ding
New
[1/2] RISC-V: Cleanup redundant reduction patterns after refactor vector mode
[1/2] RISC-V: Cleanup redundant reduction patterns after refactor vector mode
- - - -
-
-
-
2023-09-13
Lehua Ding
New
[1/2] match.pd: Support combine cond_len_op + vec_cond similar to cond_op
[1/2] match.pd: Support combine cond_len_op + vec_cond similar to cond_op
- - - -
-
-
-
2023-09-20
Lehua Ding
New
[1/3] RISC-V: Part-1: Select suitable vector registers for vector type args and returns
RISC-V: Add an experimental vector calling convention
- - - -
-
-
-
2023-07-20
Lehua Ding
New
[1/4] RISC-V: Adjust expand_cond_len_{unary,binop,op} api
Add conditional autovec convert patterns
- - - -
-
-
-
2023-09-01
Lehua Ding
New
[1/4] df: Add -ftrack-subreg-liveness option
Add DF_LIVE_SUBREG data and apply to IRA and LRA
- - - -
-
-
-
2024-04-24
Lehua Ding
New
[1/4] df: Add -ftrack-subreg-liveness option
Add DF_LIVE_SUBREG data and apply to IRA and LRA
- - - -
-
-
-
2024-02-03
Lehua Ding
New
[1/7] ira: Refactor the handling of register conflicts to make it more general
ira/lra: Support subreg coalesce
- - - -
-
-
-
2023-11-08
Lehua Ding
New
[2/2] RISC-V: Add assert of the number of vmerge in autovec cond testcases
[1/2] match.pd: Support combine cond_len_op + vec_cond similar to cond_op
- - - -
-
-
-
2023-09-20
Lehua Ding
New
[2/2] RISC-V: Refactor vector reduction patterns
[1/2] RISC-V: Cleanup redundant reduction patterns after refactor vector mode
- - - -
-
-
-
2023-09-13
Lehua Ding
New
[2/3] RISC-V: Part-2: Save/Restore vector registers which need to be preversed
RISC-V: Add an experimental vector calling convention
- - - -
-
-
-
2023-07-20
Lehua Ding
New
[2/4] RISC-V: Add conditional autovec convert(INT<->INT) patterns
Add conditional autovec convert patterns
- - - -
-
-
-
2023-09-01
Lehua Ding
New
[2/4] df: Add DF_LIVE_SUBREG problem
Add DF_LIVE_SUBREG data and apply to IRA and LRA
- - - -
-
-
-
2024-04-24
Lehua Ding
New
[2/4] df: Add DF_LIVE_SUBREG problem
Add DF_LIVE_SUBREG data and apply to IRA and LRA
- - - -
-
-
-
2024-02-03
Lehua Ding
New
[2/7] ira: Add live_subreg problem and apply to ira pass
ira/lra: Support subreg coalesce
- - - -
-
-
-
2023-11-08
Lehua Ding
New
[3/3] RISC-V: Part-3: Output .variant_cc directive for vector function
RISC-V: Add an experimental vector calling convention
- - - -
-
-
-
2023-07-20
Lehua Ding
New
[3/4] RISC-V: Add conditional autovec convert(FP<->FP) patterns
Add conditional autovec convert patterns
- - - -
-
-
-
2023-09-01
Lehua Ding
New
[3/4] ira: Apply DF_LIVE_SUBREG data
Add DF_LIVE_SUBREG data and apply to IRA and LRA
- - - -
-
-
-
2024-04-24
Lehua Ding
New
[3/4] ira: Apply DF_LIVE_SUBREG data
Add DF_LIVE_SUBREG data and apply to IRA and LRA
- - - -
-
-
-
2024-02-03
Lehua Ding
New
[3/7] ira: Support subreg live range track
ira/lra: Support subreg coalesce
- - - -
-
-
-
2023-11-08
Lehua Ding
New
[4/4] RISC-V: Add conditional autovec convert(INT<->FP) patterns
Add conditional autovec convert patterns
- - - -
-
-
-
2023-09-01
Lehua Ding
New
[4/4] lra: Apply DF_LIVE_SUBREG data
Add DF_LIVE_SUBREG data and apply to IRA and LRA
- - - -
-
-
-
2024-04-24
Lehua Ding
New
[4/4] lra: Apply DF_LIVE_SUBREG data
Add DF_LIVE_SUBREG data and apply to IRA and LRA
- - - -
-
-
-
2024-02-03
Lehua Ding
New
[4/7] ira: Support subreg copy
ira/lra: Support subreg coalesce
- - - -
-
-
-
2023-11-08
Lehua Ding
New
[5/7] ira: Add all nregs >= 2 pseudos to tracke subreg list
ira/lra: Support subreg coalesce
- - - -
-
-
-
2023-11-08
Lehua Ding
New
[6/7] lra: Apply live_subreg df_problem to lra pass
ira/lra: Support subreg coalesce
- - - -
-
-
-
2023-11-08
Lehua Ding
New
[7/7] lra: Support subreg live range track and conflict detect
ira/lra: Support subreg coalesce
- - - -
-
-
-
2023-11-08
Lehua Ding
New
[COMMITTED,V3] RISC-V: Fix error combine of pred_mov pattern
[COMMITTED,V3] RISC-V: Fix error combine of pred_mov pattern
- - - -
-
-
-
2023-08-29
Lehua Ding
New
[COMMITTED,V4] RISC-V: Support combine cond extend and reduce sum to widen reduce sum
[COMMITTED,V4] RISC-V: Support combine cond extend and reduce sum to widen reduce sum
- - - -
-
-
-
2023-09-22
Lehua Ding
New
[COMMITTED] RISC-V: Split VLS avl_type from NONVLMAX avl_type
[COMMITTED] RISC-V: Split VLS avl_type from NONVLMAX avl_type
- - - -
-
-
-
2023-09-22
Lehua Ding
New
[V2,01/14] RISC-V: P1: Refactor avl_info/vl_vtype_info/vector_insn_info
Refactor and cleanup vsetvl pass
- - - -
-
-
-
2023-10-17
Lehua Ding
New
[V2,02/14] RISC-V: P2: Refactor and cleanup demand system
Refactor and cleanup vsetvl pass
- - - -
-
-
-
2023-10-17
Lehua Ding
New
[V2,03/14] RISC-V: P3: Refactor vector_infos_manager
Refactor and cleanup vsetvl pass
- - - -
-
-
-
2023-10-17
Lehua Ding
New
[V2,04/14] RISC-V: P4: move method from pass_vsetvl to pre_vsetvl
Refactor and cleanup vsetvl pass
- - - -
-
-
-
2023-10-17
Lehua Ding
New
[V2,05/14] RISC-V: P5: combine phase 1 and 2
Refactor and cleanup vsetvl pass
- - - -
-
-
-
2023-10-17
Lehua Ding
New
[V2,06/14] RISC-V: P6: Add computing reaching definition data flow
Refactor and cleanup vsetvl pass
- - - -
-
-
-
2023-10-17
Lehua Ding
New
[V2,07/14] RISC-V: P7: Move earliest fuse and lcm code to pre_vsetvl class
Refactor and cleanup vsetvl pass
- - - -
-
-
-
2023-10-17
Lehua Ding
New
[V2,08/14] RISC-V: P8: Unified insert and delete of vsetvl insn into Phase 4
Refactor and cleanup vsetvl pass
- - - -
-
-
-
2023-10-17
Lehua Ding
New
[V2,09/14] RISC-V: P9: Cleanup post optimize phase
Refactor and cleanup vsetvl pass
- - - -
-
-
-
2023-10-17
Lehua Ding
New
[V2,1/1,fwprop] : Add the support of forwarding the vec_duplicate rtx
[V2,1/1,fwprop] : Add the support of forwarding the vec_duplicate rtx
- - - -
-
-
-
2023-01-29
Lehua Ding
New
[V2,1/3] RISC-V: Part-1: Select suitable vector registers for vector type args and returns
RISC-V: Add an experimental vector calling convention
- - - -
-
-
-
2023-08-10
Lehua Ding
New
[V2,10/14] RISC-V: P10: Cleanup helper functions
Refactor and cleanup vsetvl pass
- - - -
-
-
-
2023-10-17
Lehua Ding
New
[V2,11/14] RISC-V: P11: Adjust vector_block_info to vsetvl_block_info class
Refactor and cleanup vsetvl pass
- - - -
-
-
-
2023-10-17
Lehua Ding
New
[V2,12/14] RISC-V: P12: Delete riscv-vsetvl.h
Refactor and cleanup vsetvl pass
- - - -
-
-
-
2023-10-17
Lehua Ding
New
[V2,13/14] RISC-V: P13: Reorganize functions used to modify RTL
Refactor and cleanup vsetvl pass
- - - -
-
-
-
2023-10-17
Lehua Ding
New
[V2,14/14] RISC-V: P14: Adjust and add testcases
Refactor and cleanup vsetvl pass
- - - -
-
-
-
2023-10-17
Lehua Ding
New
[V2,2/3] RISC-V: Part-2: Save/Restore vector registers which need to be preversed
RISC-V: Add an experimental vector calling convention
- - - -
-
-
-
2023-08-10
Lehua Ding
New
[V2,3/3] RISC-V: Part-3: Output .variant_cc directive for vector function
RISC-V: Add an experimental vector calling convention
- - - -
-
-
-
2023-08-10
Lehua Ding
New
[V2] RISC-V: Add conditional autovec convert(INT<->INT) patterns
[V2] RISC-V: Add conditional autovec convert(INT<->INT) patterns
- - - -
-
-
-
2023-08-25
Lehua Ding
New
[V2] RISC-V: Add conditional unary neg/abs/not autovec patterns
[V2] RISC-V: Add conditional unary neg/abs/not autovec patterns
- - - -
-
-
-
2023-08-23
Lehua Ding
New
«
1
2
»