diff mbox series

[4/4] arm64: zynqmp: Enable FPGA loading from SPL

Message ID 861a1c152b58b8c99bd56b083c13a138f10cfaeb.1602078045.git.michal.simek@xilinx.com
State Accepted
Commit e9284066958e906118b3fd71d7e81e9916b2c58a
Delegated to: Michal Simek
Headers show
Series arm64: zynqmp: Enable loading FPGA by SPL | expand

Commit Message

Michal Simek Oct. 7, 2020, 1:40 p.m. UTC
fpga bitstream needs to be listed in config node in FIT image. Only tested
option is bitstream in BIN format.
Enabling this feature increase code size by almost 4k.

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---

 configs/xilinx_zynqmp_virt_defconfig | 1 +
 1 file changed, 1 insertion(+)
diff mbox series

Patch

diff --git a/configs/xilinx_zynqmp_virt_defconfig b/configs/xilinx_zynqmp_virt_defconfig
index c54ddffdd6f3..79a0091b1981 100644
--- a/configs/xilinx_zynqmp_virt_defconfig
+++ b/configs/xilinx_zynqmp_virt_defconfig
@@ -21,6 +21,7 @@  CONFIG_USE_PREBOOT=y
 # CONFIG_DISPLAY_CPUINFO is not set
 CONFIG_BOARD_EARLY_INIT_F=y
 CONFIG_BOARD_EARLY_INIT_R=y
+CONFIG_SPL_FPGA=y
 CONFIG_SPL_OS_BOOT=y
 CONFIG_SPL_RAM_SUPPORT=y
 CONFIG_SPL_RAM_DEVICE=y