Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/819434/?format=api
{ "id": 819434, "url": "http://patchwork.ozlabs.org/api/patches/819434/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-aspeed/patch/20170928075149.8154-4-joel@jms.id.au/", "project": { "id": 57, "url": "http://patchwork.ozlabs.org/api/projects/57/?format=api", "name": "Linux ASPEED SoC development", "link_name": "linux-aspeed", "list_id": "linux-aspeed.lists.ozlabs.org", "list_email": "linux-aspeed@lists.ozlabs.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20170928075149.8154-4-joel@jms.id.au>", "list_archive_url": null, "date": "2017-09-28T07:51:44", "name": "[3/8] ARM: dts: aspeed: Add I2C buses", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "b9e8ee6b2622381357857e024ad41b3ceb98b74c", "submitter": { "id": 48628, "url": "http://patchwork.ozlabs.org/api/people/48628/?format=api", "name": "Joel Stanley", "email": "joel@jms.id.au" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-aspeed/patch/20170928075149.8154-4-joel@jms.id.au/mbox/", "series": [ { "id": 5506, "url": "http://patchwork.ozlabs.org/api/series/5506/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-aspeed/list/?series=5506", "date": "2017-09-28T07:51:41", "name": "ARM: dts: aspeed: Device tree updates", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/5506/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/819434/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/819434/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<linux-aspeed-bounces+incoming=patchwork.ozlabs.org@lists.ozlabs.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-aspeed@lists.ozlabs.org" ], "Delivered-To": [ "patchwork-incoming@bilbo.ozlabs.org", "linux-aspeed@lists.ozlabs.org" ], "Received": [ "from lists.ozlabs.org (lists.ozlabs.org [103.22.144.68])\n\t(using TLSv1.2 with cipher ADH-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3y2n3b0Hphz9t5l\n\tfor <incoming@patchwork.ozlabs.org>;\n\tThu, 28 Sep 2017 17:52:43 +1000 (AEST)", "from lists.ozlabs.org (lists.ozlabs.org [IPv6:2401:3900:2:1::3])\n\tby lists.ozlabs.org (Postfix) with ESMTP id 3y2n3Z28HbzDsPp\n\tfor <incoming@patchwork.ozlabs.org>;\n\tThu, 28 Sep 2017 17:52:42 +1000 (AEST)", "from mail-pg0-x241.google.com (mail-pg0-x241.google.com\n\t[IPv6:2607:f8b0:400e:c05::241])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128\n\tbits)) (No client certificate requested)\n\tby lists.ozlabs.org (Postfix) with ESMTPS id 3y2n3W3hvrzDsPp\n\tfor <linux-aspeed@lists.ozlabs.org>;\n\tThu, 28 Sep 2017 17:52:39 +1000 (AEST)", "by mail-pg0-x241.google.com with SMTP id u18so1070799pgo.1\n\tfor <linux-aspeed@lists.ozlabs.org>;\n\tThu, 28 Sep 2017 00:52:39 -0700 (PDT)", "from aurora.jms.id.au ([203.0.153.9])\n\tby smtp.gmail.com with ESMTPSA id\n\tr22sm1825139pfe.78.2017.09.28.00.52.30\n\t(version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);\n\tThu, 28 Sep 2017 00:52:35 -0700 (PDT)", "by aurora.jms.id.au (sSMTP sendmail emulation);\n\tThu, 28 Sep 2017 17:22:28 +0930" ], "Authentication-Results": [ "ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"Qm6Ye6/1\"; dkim-atps=neutral", "lists.ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"Qm6Ye6/1\"; dkim-atps=neutral", "ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=gmail.com\n\t(client-ip=2607:f8b0:400e:c05::241; helo=mail-pg0-x241.google.com;\n\tenvelope-from=joel.stan@gmail.com; receiver=<UNKNOWN>)", "lists.ozlabs.org; dkim=pass (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"Qm6Ye6/1\"; dkim-atps=neutral" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;\n\th=sender:from:to:cc:subject:date:message-id:in-reply-to:references;\n\tbh=oCF/6cLINt8YH46esJHJg+hCNYxW5NkS+JHkCIPVFmQ=;\n\tb=Qm6Ye6/1CZpahpxSKmJyx5MxWodjpNRSaXQF8gd0tvynguNwmVqe0Vk6lPrHp8aAOZ\n\t7GkndbWJ0MtHb3OAMd0wEWsVegRLNvj3Lp53gMd5eMhRKVQHB73woPtUVzzM29TY5X/l\n\tAlYsvsxqxPYMrZULO+QXePqQLD1LUgu8oo9u/yNMLT4DJ6wwnKc1/G+q55c9RbGt1ywO\n\tS7IpRQcia9HGAXvN1rUzOKBDnpQw4KecKMjGkj+szlTRpAJgcGwkGKVnOFX2EsAv1Brt\n\teJCqbEVDxzAiUP5iD+8GxBimveB8drZZYdzX+CXKIV6Icn3zdpK9ydosQYTVEiqHRIVC\n\tc/Yw==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:sender:from:to:cc:subject:date:message-id\n\t:in-reply-to:references;\n\tbh=oCF/6cLINt8YH46esJHJg+hCNYxW5NkS+JHkCIPVFmQ=;\n\tb=Ch2eP3D4Bg9cW8NTwwtlvyiI46CVotfvd6NslnuoXXlcvk8phFQzy+pkqfaIsx2NyB\n\tlDDFrSKqJZRv5VhVthjMoRYi/DY6ok7MPPZNd4mTQ6i8jIMbMEZKbAWxGR2ViWM3g+hu\n\t6RPbe6Q5lQ3KtTLoJ/qoiRB+ShanPRysbjjioZGEqVAJhkjVk/be/3kVabGJEpnpujRZ\n\ttHu0W2TvisteFydw+Lex9hbUtg7FwQCTVlnzGRklQVGBRkUZooTvzukbk/L39nosLa15\n\tqURTa/lYNYgnh7JIxV35XnDMsj0ynRcLBEX58bLRYJ2hD3aGf9LJqGrgZf/o4yv/z5b5\n\tubkw==", "X-Gm-Message-State": "AHPjjUgrrIF0AWB2Wd50ULflOLAYt0IvBwXJjcYP/k5m6AT16Ow7Qu5t\n\tYQKPcmF4kRcrYFCjCq3huv4=", "X-Google-Smtp-Source": "AOwi7QC7Vqe9TStluVDyWk+XdJBOyzNKu6LkhPOKV6NWx6uCDOqeiYzllrNOFxQA6dkxH3JwQv1amg==", "X-Received": "by 10.98.82.71 with SMTP id g68mr3557156pfb.125.1506585157087;\n\tThu, 28 Sep 2017 00:52:37 -0700 (PDT)", "From": "Joel Stanley <joel@jms.id.au>", "To": "Joel Stanley <joel@jms.id.au>, Rob Herring <robh+dt@kernel.org>,\n\tMark Rutland <mark.rutland@arm.com>", "Subject": "[PATCH 3/8] ARM: dts: aspeed: Add I2C buses", "Date": "Thu, 28 Sep 2017 17:21:44 +0930", "Message-Id": "<20170928075149.8154-4-joel@jms.id.au>", "X-Mailer": "git-send-email 2.14.1", "In-Reply-To": "<20170928075149.8154-1-joel@jms.id.au>", "References": "<20170928075149.8154-1-joel@jms.id.au>", "X-BeenThere": "linux-aspeed@lists.ozlabs.org", "X-Mailman-Version": "2.1.24", "Precedence": "list", "List-Id": "Linux ASPEED SoC development <linux-aspeed.lists.ozlabs.org>", "List-Unsubscribe": "<https://lists.ozlabs.org/options/linux-aspeed>,\n\t<mailto:linux-aspeed-request@lists.ozlabs.org?subject=unsubscribe>", "List-Archive": "<http://lists.ozlabs.org/pipermail/linux-aspeed/>", "List-Post": "<mailto:linux-aspeed@lists.ozlabs.org>", "List-Help": "<mailto:linux-aspeed-request@lists.ozlabs.org?subject=help>", "List-Subscribe": "<https://lists.ozlabs.org/listinfo/linux-aspeed>,\n\t<mailto:linux-aspeed-request@lists.ozlabs.org?subject=subscribe>", "Cc": "devicetree@vger.kernel.org, linux-aspeed@lists.ozlabs.org,\n\tBrendan Higgins <brendanhiggins@google.com>,\n\tRussell King <linux@armlinux.org.uk>, linux-kernel@vger.kernel.org,\n\tRick Altherr <raltherr@google.com>, linux-arm-kernel@lists.infradead.org", "Errors-To": "linux-aspeed-bounces+incoming=patchwork.ozlabs.org@lists.ozlabs.org", "Sender": "\"Linux-aspeed\"\n\t<linux-aspeed-bounces+incoming=patchwork.ozlabs.org@lists.ozlabs.org>" }, "content": "Now with an upstream i2c bus driver, we can add the 14 i2c buses that\nexist in ASPEED G4 and G5 generation SoCs.\n\nIt also adds aliases for the 14 built-in I2C busses to ensure userspace\nsees the numbering staring from zero and counting up.\n\nSigned-off-by: Joel Stanley <joel@jms.id.au>\n---\n arch/arm/boot/dts/aspeed-g4.dtsi | 256 +++++++++++++++++++++++++++++++++++++++\n arch/arm/boot/dts/aspeed-g5.dtsi | 256 +++++++++++++++++++++++++++++++++++++++\n 2 files changed, 512 insertions(+)", "diff": "diff --git a/arch/arm/boot/dts/aspeed-g4.dtsi b/arch/arm/boot/dts/aspeed-g4.dtsi\nindex a4579498fc25..f8611d5a6465 100644\n--- a/arch/arm/boot/dts/aspeed-g4.dtsi\n+++ b/arch/arm/boot/dts/aspeed-g4.dtsi\n@@ -7,6 +7,23 @@\n \t#size-cells = <1>;\n \tinterrupt-parent = <&vic>;\n \n+\taliases {\n+\t\ti2c0 = &i2c0;\n+\t\ti2c1 = &i2c1;\n+\t\ti2c2 = &i2c2;\n+\t\ti2c3 = &i2c3;\n+\t\ti2c4 = &i2c4;\n+\t\ti2c5 = &i2c5;\n+\t\ti2c6 = &i2c6;\n+\t\ti2c7 = &i2c7;\n+\t\ti2c8 = &i2c8;\n+\t\ti2c9 = &i2c9;\n+\t\ti2c10 = &i2c10;\n+\t\ti2c11 = &i2c11;\n+\t\ti2c12 = &i2c12;\n+\t\ti2c13 = &i2c13;\n+\t};\n+\n \tcpus {\n \t\t#address-cells = <1>;\n \t\t#size-cells = <0>;\n@@ -235,10 +252,249 @@\n \t\t\t\tno-loopback-test;\n \t\t\t\tstatus = \"disabled\";\n \t\t\t};\n+\n+\t\t\ti2c: i2c@1e78a000 {\n+\t\t\t\tcompatible = \"simple-bus\";\n+\t\t\t\t#address-cells = <1>;\n+\t\t\t\t#size-cells = <1>;\n+\t\t\t\tranges = <0 0x1e78a000 0x1000>;\n+\t\t\t};\n \t\t};\n \t};\n };\n \n+&i2c {\n+\ti2c_ic: interrupt-controller@0 {\n+\t\t#interrupt-cells = <1>;\n+\t\tcompatible = \"aspeed,ast2400-i2c-ic\";\n+\t\treg = <0x0 0x40>;\n+\t\tinterrupts = <12>;\n+\t\tinterrupt-controller;\n+\t};\n+\n+\ti2c0: i2c-bus@40 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x40 0x40>;\n+\t\tcompatible = \"aspeed,ast2400-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <0>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tstatus = \"disabled\";\n+\t\t/* Does not need pinctrl properties */\n+\t};\n+\n+\ti2c1: i2c-bus@80 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x80 0x40>;\n+\t\tcompatible = \"aspeed,ast2400-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <1>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tstatus = \"disabled\";\n+\t\t/* Does not need pinctrl properties */\n+\t};\n+\n+\ti2c2: i2c-bus@c0 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0xc0 0x40>;\n+\t\tcompatible = \"aspeed,ast2400-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <2>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c3_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c3: i2c-bus@100 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x100 0x40>;\n+\t\tcompatible = \"aspeed,ast2400-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <3>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c4_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c4: i2c-bus@140 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x140 0x40>;\n+\t\tcompatible = \"aspeed,ast2400-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <4>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c5_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c5: i2c-bus@180 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x180 0x40>;\n+\t\tcompatible = \"aspeed,ast2400-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <5>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c6_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c6: i2c-bus@1c0 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x1c0 0x40>;\n+\t\tcompatible = \"aspeed,ast2400-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <6>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c7_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c7: i2c-bus@300 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x300 0x40>;\n+\t\tcompatible = \"aspeed,ast2400-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <7>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c8_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c8: i2c-bus@340 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x340 0x40>;\n+\t\tcompatible = \"aspeed,ast2400-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <8>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c9_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c9: i2c-bus@380 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x380 0x40>;\n+\t\tcompatible = \"aspeed,ast2400-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <9>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c10_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c10: i2c-bus@3c0 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x3c0 0x40>;\n+\t\tcompatible = \"aspeed,ast2400-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <10>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c11_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c11: i2c-bus@400 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x400 0x40>;\n+\t\tcompatible = \"aspeed,ast2400-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <11>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c12_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c12: i2c-bus@440 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x440 0x40>;\n+\t\tcompatible = \"aspeed,ast2400-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <12>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c13_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c13: i2c-bus@480 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x480 0x40>;\n+\t\tcompatible = \"aspeed,ast2400-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <13>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c14_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+};\n+\n &pinctrl {\n \tpinctrl_acpi_default: acpi_default {\n \t\tfunction = \"ACPI\";\ndiff --git a/arch/arm/boot/dts/aspeed-g5.dtsi b/arch/arm/boot/dts/aspeed-g5.dtsi\nindex f6430b313f90..de127370131d 100644\n--- a/arch/arm/boot/dts/aspeed-g5.dtsi\n+++ b/arch/arm/boot/dts/aspeed-g5.dtsi\n@@ -7,6 +7,23 @@\n \t#size-cells = <1>;\n \tinterrupt-parent = <&vic>;\n \n+\taliases {\n+\t\ti2c0 = &i2c0;\n+\t\ti2c1 = &i2c1;\n+\t\ti2c2 = &i2c2;\n+\t\ti2c3 = &i2c3;\n+\t\ti2c4 = &i2c4;\n+\t\ti2c5 = &i2c5;\n+\t\ti2c6 = &i2c6;\n+\t\ti2c7 = &i2c7;\n+\t\ti2c8 = &i2c8;\n+\t\ti2c9 = &i2c9;\n+\t\ti2c10 = &i2c10;\n+\t\ti2c11 = &i2c11;\n+\t\ti2c12 = &i2c12;\n+\t\ti2c13 = &i2c13;\n+\t};\n+\n \tcpus {\n \t\t#address-cells = <1>;\n \t\t#size-cells = <0>;\n@@ -315,10 +332,249 @@\n \t\t\t\tno-loopback-test;\n \t\t\t\tstatus = \"disabled\";\n \t\t\t};\n+\n+\t\t\ti2c: i2c@1e78a000 {\n+\t\t\t\tcompatible = \"simple-bus\";\n+\t\t\t\t#address-cells = <1>;\n+\t\t\t\t#size-cells = <1>;\n+\t\t\t\tranges = <0 0x1e78a000 0x1000>;\n+\t\t\t};\n \t\t};\n \t};\n };\n \n+&i2c {\n+\ti2c_ic: interrupt-controller@0 {\n+\t\t#interrupt-cells = <1>;\n+\t\tcompatible = \"aspeed,ast2500-i2c-ic\";\n+\t\treg = <0x0 0x40>;\n+\t\tinterrupts = <12>;\n+\t\tinterrupt-controller;\n+\t};\n+\n+\ti2c0: i2c-bus@40 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x40 0x40>;\n+\t\tcompatible = \"aspeed,ast2500-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <0>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tstatus = \"disabled\";\n+\t\t/* Does not need pinctrl properties */\n+\t};\n+\n+\ti2c1: i2c-bus@80 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x80 0x40>;\n+\t\tcompatible = \"aspeed,ast2500-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <1>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tstatus = \"disabled\";\n+\t\t/* Does not need pinctrl properties */\n+\t};\n+\n+\ti2c2: i2c-bus@c0 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0xc0 0x40>;\n+\t\tcompatible = \"aspeed,ast2500-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <2>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c3_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c3: i2c-bus@100 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x100 0x40>;\n+\t\tcompatible = \"aspeed,ast2500-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <3>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c4_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c4: i2c-bus@140 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x140 0x40>;\n+\t\tcompatible = \"aspeed,ast2500-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <4>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c5_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c5: i2c-bus@180 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x180 0x40>;\n+\t\tcompatible = \"aspeed,ast2500-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <5>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c6_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c6: i2c-bus@1c0 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x1c0 0x40>;\n+\t\tcompatible = \"aspeed,ast2500-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <6>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c7_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c7: i2c-bus@300 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x300 0x40>;\n+\t\tcompatible = \"aspeed,ast2500-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <7>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c8_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c8: i2c-bus@340 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x340 0x40>;\n+\t\tcompatible = \"aspeed,ast2500-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <8>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c9_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c9: i2c-bus@380 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x380 0x40>;\n+\t\tcompatible = \"aspeed,ast2500-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <9>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c10_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c10: i2c-bus@3c0 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x3c0 0x40>;\n+\t\tcompatible = \"aspeed,ast2500-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <10>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c11_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c11: i2c-bus@400 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x400 0x40>;\n+\t\tcompatible = \"aspeed,ast2500-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <11>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c12_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c12: i2c-bus@440 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x440 0x40>;\n+\t\tcompatible = \"aspeed,ast2500-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <12>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c13_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+\n+\ti2c13: i2c-bus@480 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\t#interrupt-cells = <1>;\n+\n+\t\treg = <0x480 0x40>;\n+\t\tcompatible = \"aspeed,ast2500-i2c-bus\";\n+\t\tclocks = <&clk_apb>;\n+\t\tbus-frequency = <100000>;\n+\t\tinterrupts = <13>;\n+\t\tinterrupt-parent = <&i2c_ic>;\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&pinctrl_i2c14_default>;\n+\t\tstatus = \"disabled\";\n+\t};\n+};\n+\n &pinctrl {\n \tpinctrl_acpi_default: acpi_default {\n \t\tfunction = \"ACPI\";\n", "prefixes": [ "3/8" ] }