Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/813136/?format=api
{ "id": 813136, "url": "http://patchwork.ozlabs.org/api/patches/813136/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/patch/1505267622-9947-1-git-send-email-uboot@andestech.com/", "project": { "id": 18, "url": "http://patchwork.ozlabs.org/api/projects/18/?format=api", "name": "U-Boot", "link_name": "uboot", "list_id": "u-boot.lists.denx.de", "list_email": "u-boot@lists.denx.de", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<1505267622-9947-1-git-send-email-uboot@andestech.com>", "list_archive_url": null, "date": "2017-09-13T01:53:42", "name": "[U-Boot,1/3] nds32: ftmac100: support cache enable.", "commit_ref": "ce4e2370f70f4bbd79e553dca73ec4439bfd567e", "pull_url": null, "state": "accepted", "archived": false, "hash": "fabaea15e9c3bf6f21defd5a408f53875e95298f", "submitter": { "id": 28639, "url": "http://patchwork.ozlabs.org/api/people/28639/?format=api", "name": "Andes", "email": "uboot@andestech.com" }, "delegate": { "id": 20174, "url": "http://patchwork.ozlabs.org/api/users/20174/?format=api", "username": "Andes", "first_name": "Andes", "last_name": "", "email": "uboot@andestech.com" }, "mbox": "http://patchwork.ozlabs.org/project/uboot/patch/1505267622-9947-1-git-send-email-uboot@andestech.com/mbox/", "series": [ { "id": 2798, "url": "http://patchwork.ozlabs.org/api/series/2798/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/list/?series=2798", "date": "2017-09-13T01:53:42", "name": "[U-Boot,1/3] nds32: ftmac100: support cache enable.", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/2798/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/813136/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/813136/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<u-boot-bounces@lists.denx.de>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@bilbo.ozlabs.org", "Authentication-Results": "ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=<UNKNOWN>)", "Received": [ "from lists.denx.de (dione.denx.de [81.169.180.215])\n\tby ozlabs.org (Postfix) with ESMTP id 3xsQLG3KJXz9rxm\n\tfor <incoming@patchwork.ozlabs.org>;\n\tWed, 13 Sep 2017 12:17:58 +1000 (AEST)", "by lists.denx.de (Postfix, from userid 105)\n\tid 19FCCC22228; Wed, 13 Sep 2017 02:17:53 +0000 (UTC)", "from lists.denx.de (localhost [IPv6:::1])\n\tby lists.denx.de (Postfix) with ESMTP id 371B2C221B3;\n\tWed, 13 Sep 2017 02:17:51 +0000 (UTC)", "by lists.denx.de (Postfix, from userid 105)\n\tid 39878C22228; Wed, 13 Sep 2017 02:17:49 +0000 (UTC)", "from ATCSQR.andestech.com (exmail.andestech.com [59.124.169.137])\n\tby lists.denx.de (Postfix) with ESMTPS id B2D6FC222B4\n\tfor <u-boot@lists.denx.de>; Wed, 13 Sep 2017 02:17:47 +0000 (UTC)", "from mail.andestech.com (atcpcs16.andestech.com [10.0.1.222])\n\tby ATCSQR.andestech.com with ESMTP id v8D2Bn5s033132;\n\tWed, 13 Sep 2017 10:11:49 +0800 (GMT-8)\n\t(envelope-from uboot@andestech.com)", "from app09.andestech.com (10.0.4.97) by ATCPCS16.andestech.com\n\t(10.0.1.222) with Microsoft SMTP Server id 14.3.123.3;\n\tWed, 13 Sep 2017 10:17:24 +0800" ], "X-Spam-Checker-Version": "SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de", "X-Spam-Level": "", "X-Spam-Status": "No, score=0.0 required=5.0 tests=none autolearn=unavailable\n\tautolearn_force=no version=3.4.0", "From": "Andes <uboot@andestech.com>", "To": "<u-boot@lists.denx.de>, <wd@denx.de>, <dzu@denx.de>", "Date": "Wed, 13 Sep 2017 09:53:42 +0800", "Message-ID": "<1505267622-9947-1-git-send-email-uboot@andestech.com>", "X-Mailer": "git-send-email 1.7.9.5", "MIME-Version": "1.0", "X-Originating-IP": "[10.0.4.97]", "X-DNSRBL": "", "X-MAIL": "ATCSQR.andestech.com v8D2Bn5s033132", "Subject": "[U-Boot] [PATCH 1/3] nds32: ftmac100: support cache enable.", "X-BeenThere": "u-boot@lists.denx.de", "X-Mailman-Version": "2.1.18", "Precedence": "list", "List-Id": "U-Boot discussion <u-boot.lists.denx.de>", "List-Unsubscribe": "<https://lists.denx.de/options/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=unsubscribe>", "List-Archive": "<http://lists.denx.de/pipermail/u-boot/>", "List-Post": "<mailto:u-boot@lists.denx.de>", "List-Help": "<mailto:u-boot-request@lists.denx.de?subject=help>", "List-Subscribe": "<https://lists.denx.de/listinfo/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=subscribe>", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "base64", "Errors-To": "u-boot-bounces@lists.denx.de", "Sender": "\"U-Boot\" <u-boot-bounces@lists.denx.de>" }, "content": "From: rick <rick@andestech.com>\n\nAdd cache inval and flush when rx and tx.\n\nSigned-off-by: rick <rick@andestech.com>\n---\n drivers/net/ftmac100.c | 5 ++---\n 1 file changed, 2 insertions(+), 3 deletions(-)", "diff": "diff --git a/drivers/net/ftmac100.c b/drivers/net/ftmac100.c\nindex f231e6b..4e45f00 100644\n--- a/drivers/net/ftmac100.c\n+++ b/drivers/net/ftmac100.c\n@@ -79,7 +79,6 @@ static int _ftmac100_init(struct ftmac100_data *priv, unsigned char enetaddr[6])\n \tstruct ftmac100_rxdes *rxdes = priv->rxdes;\n \tunsigned int maccr;\n \tint i;\n-\n \tdebug (\"%s()\\n\", __func__);\n \n \tftmac100_reset(priv);\n@@ -156,7 +155,6 @@ static int __ftmac100_recv(struct ftmac100_data *priv)\n \tunsigned short rxlen;\n \n \tcurr_des = &priv->rxdes[priv->rx_index];\n-\n \tif (curr_des->rxdes0 & FTMAC100_RXDES0_RXDMA_OWN)\n \t\treturn 0;\n \n@@ -169,7 +167,7 @@ static int __ftmac100_recv(struct ftmac100_data *priv)\n \t}\n \n \trxlen = FTMAC100_RXDES0_RFL (curr_des->rxdes0);\n-\n+\tinvalidate_dcache_range(curr_des->rxdes2,curr_des->rxdes2+rxlen);\n \tdebug (\"%s(): RX buffer %d, %x received\\n\",\n \t __func__, priv->rx_index, rxlen);\n \n@@ -196,6 +194,7 @@ static int _ftmac100_send(struct ftmac100_data *priv, void *packet, int length)\n \n \t/* initiate a transmit sequence */\n \n+\tflush_dcache_range((u32)packet,(u32)packet+length);\n \tcurr_des->txdes2 = (unsigned int)packet;\t/* TXBUF_BADR */\n \n \tcurr_des->txdes1 &= FTMAC100_TXDES1_EDOTR;\n", "prefixes": [ "U-Boot", "1/3" ] }