Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/393375/?format=api
{ "id": 393375, "url": "http://patchwork.ozlabs.org/api/patches/393375/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/patch/1411660018-10010-1-git-send-email-yorksun@freescale.com/", "project": { "id": 18, "url": "http://patchwork.ozlabs.org/api/projects/18/?format=api", "name": "U-Boot", "link_name": "uboot", "list_id": "u-boot.lists.denx.de", "list_email": "u-boot@lists.denx.de", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<1411660018-10010-1-git-send-email-yorksun@freescale.com>", "list_archive_url": null, "date": "2014-09-25T15:46:57", "name": "[U-Boot,v3,2/2] board/ls1021aqds: Add DDR4 support", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": false, "hash": "f043f2095b489198dedad9f4bbd4e1b81d8e042f", "submitter": { "id": 3777, "url": "http://patchwork.ozlabs.org/api/people/3777/?format=api", "name": "York Sun", "email": "yorksun@freescale.com" }, "delegate": { "id": 2666, "url": "http://patchwork.ozlabs.org/api/users/2666/?format=api", "username": "yorksun", "first_name": "York", "last_name": "Sun", "email": "yorksun@freescale.com" }, "mbox": "http://patchwork.ozlabs.org/project/uboot/patch/1411660018-10010-1-git-send-email-yorksun@freescale.com/mbox/", "series": [], "comments": "http://patchwork.ozlabs.org/api/patches/393375/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/393375/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<u-boot-bounces@lists.denx.de>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@bilbo.ozlabs.org", "Received": [ "from theia.denx.de (theia.denx.de [85.214.87.163])\n\tby ozlabs.org (Postfix) with ESMTP id 5184514017F\n\tfor <incoming@patchwork.ozlabs.org>;\n\tFri, 26 Sep 2014 01:47:25 +1000 (EST)", "from localhost (localhost [127.0.0.1])\n\tby theia.denx.de (Postfix) with ESMTP id 26BEF4A02F;\n\tThu, 25 Sep 2014 17:47:23 +0200 (CEST)", "from theia.denx.de ([127.0.0.1])\n\tby localhost (theia.denx.de [127.0.0.1]) (amavisd-new, port 10024)\n\twith ESMTP id J4dadj-3KDKu; Thu, 25 Sep 2014 17:47:22 +0200 (CEST)", "from theia.denx.de (localhost [127.0.0.1])\n\tby theia.denx.de (Postfix) with ESMTP id 7E0434A020;\n\tThu, 25 Sep 2014 17:47:19 +0200 (CEST)", "from localhost (localhost [127.0.0.1])\n\tby theia.denx.de (Postfix) with ESMTP id 8243A4A020\n\tfor <u-boot@lists.denx.de>; Thu, 25 Sep 2014 17:47:15 +0200 (CEST)", "from theia.denx.de ([127.0.0.1])\n\tby localhost (theia.denx.de [127.0.0.1]) (amavisd-new, port 10024)\n\twith ESMTP id 5Ipm1x6iWaEU for <u-boot@lists.denx.de>;\n\tThu, 25 Sep 2014 17:47:13 +0200 (CEST)", "from na01-bn1-obe.outbound.protection.outlook.com\n\t(mail-bn1on0115.outbound.protection.outlook.com [157.56.110.115])\n\tby theia.denx.de (Postfix) with ESMTPS id 758B94A01F\n\tfor <u-boot@lists.denx.de>; Thu, 25 Sep 2014 17:47:08 +0200 (CEST)", "from DM2PR03CA0030.namprd03.prod.outlook.com (10.141.96.29) by\n\tBY2PR03MB157.namprd03.prod.outlook.com (10.242.36.12) with Microsoft\n\tSMTP Server (TLS) id 15.0.1034.13; Thu, 25 Sep 2014 15:47:04 +0000", "from BY2FFO11FD051.protection.gbl (2a01:111:f400:7c0c::115) by\n\tDM2PR03CA0030.outlook.office365.com (2a01:111:e400:2428::29) with\n\tMicrosoft SMTP Server (TLS) id 15.0.1024.12 via Frontend Transport;\n\tThu, 25 Sep 2014 15:47:04 +0000", "from tx30smr01.am.freescale.net (192.88.168.50) by\n\tBY2FFO11FD051.mail.protection.outlook.com (10.1.15.188) with\n\tMicrosoft SMTP\n\tServer (TLS) id 15.0.1029.15 via Frontend Transport; Thu, 25 Sep 2014\n\t15:47:04 +0000", "from oslab-l1.am.freescale.net ([10.214.83.121])\n\tby tx30smr01.am.freescale.net (8.14.3/8.14.0) with ESMTP id\n\ts8PFkx1f014906; Thu, 25 Sep 2014 08:47:02 -0700" ], "X-Virus-Scanned": [ "Debian amavisd-new at theia.denx.de", "Debian amavisd-new at theia.denx.de" ], "X-Greylist": "delayed 63123 seconds by postgrey-1.27 at theia;\n\tThu, 25 Sep 2014 17:47:08 CEST", "X-policyd-weight": "NOT_IN_SBL_XBL_SPAMHAUS=-1.5 NOT_IN_SPAMCOP=-1.5\n\tNOT_IN_BL_NJABL=-1.5 (only DNSBL check requested)", "From": "York Sun <yorksun@freescale.com>", "To": "<u-boot@lists.denx.de>", "Date": "Thu, 25 Sep 2014 08:46:57 -0700", "Message-ID": "<1411660018-10010-1-git-send-email-yorksun@freescale.com>", "X-Mailer": "git-send-email 1.7.9.5", "X-EOPAttributedMessage": "0", "X-Forefront-Antispam-Report": "CIP:192.88.168.50; CTRY:US; IPV:NLI; EFV:NLI;\n\tSFV:NSPM; \n\tSFS:(10019020)(6009001)(189002)(199003)(97736003)(95666004)(62966002)(90102001)(120916001)(10300001)(83322001)(19580395003)(92566001)(92726001)(99396003)(19580405001)(44976005)(575784001)(6806004)(105606002)(86362001)(106466001)(85852003)(83072002)(68736004)(84676001)(110136001)(85306004)(88136002)(89996001)(87936001)(33646002)(87286001)(104016003)(50226001)(104166001)(4396001)(36756003)(107046002)(2351001)(50986999)(46102003)(80022003)(31966008)(79102003)(81342003)(74662003)(77982003)(81542003)(74502003)(229853001)(102836001)(21056001)(48376002)(50466002)(76482002)(20776003)(64706001)(77156001)(47776003);\n\tDIR:OUT; SFP:1102; SCL:1; SRVR:BY2PR03MB157;\n\tH:tx30smr01.am.freescale.net; FPR:; MLV:sfv;\n\tPTR:InfoDomainNonexistent; MX:1; A:1; LANG:en; ", "MIME-Version": "1.0", "X-Microsoft-Antispam": [ "UriScan:;", "BCL:0;PCL:0;RULEID:;SRVR:BY2PR03MB157;" ], "X-Forefront-PRVS": "0345CFD558", "Received-SPF": "Fail (protection.outlook.com: domain of freescale.com does not\n\tdesignate 192.88.168.50 as permitted sender)\n\treceiver=protection.outlook.com; \n\tclient-ip=192.88.168.50; helo=tx30smr01.am.freescale.net;", "Authentication-Results": "spf=fail (sender IP is 192.88.168.50)\n\tsmtp.mailfrom=yorksun@freescale.com; ", "X-OriginatorOrg": "freescale.com", "Cc": "York Sun <yorksun@freescale.com>, otavio@ossystems.com.br", "Subject": "[U-Boot] [Patch v3, 2/2] board/ls1021aqds: Add DDR4 support", "X-BeenThere": "u-boot@lists.denx.de", "X-Mailman-Version": "2.1.11", "Precedence": "list", "List-Id": "U-Boot discussion <u-boot.lists.denx.de>", "List-Unsubscribe": "<http://lists.denx.de/mailman/options/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=unsubscribe>", "List-Archive": "<http://lists.denx.de/pipermail/u-boot>", "List-Post": "<mailto:u-boot@lists.denx.de>", "List-Help": "<mailto:u-boot-request@lists.denx.de?subject=help>", "List-Subscribe": "<http://lists.denx.de/mailman/listinfo/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=subscribe>", "Content-Type": "text/plain; charset=\"us-ascii\"", "Content-Transfer-Encoding": "7bit", "Sender": "u-boot-bounces@lists.denx.de", "Errors-To": "u-boot-bounces@lists.denx.de" }, "content": "LS1021AQDS has a variant with DDR4 slot. This patch adds a new defconfig\nfor this variant to enable DDR4 support. RAW timing parameters are not\nadded for DDR4. The board timing parameters are only tuned for single-\nrank 1600 and 1800MT/s with Micron DIMM 9ASF51272AZ-2G1A1 due to DIMM\navailability.\n\nSigned-off-by: York Sun <yorksun@freescale.com>\n---\nChagne log\n v3: Fix commit message, drop name of ls1021aqds_d4.\n v2: Drop the name of TARGET_LS1021AQDS_D4 in Kconfig.\n\n arch/arm/include/asm/arch-ls102xa/config.h | 5 +++++\n board/freescale/ls1021aqds/ddr.c | 9 ++++++++-\n board/freescale/ls1021aqds/ddr.h | 10 ++++++++++\n configs/ls1021aqds_ddr4_nor_defconfig | 3 +++\n include/configs/ls1021aqds.h | 4 +++-\n 5 files changed, 29 insertions(+), 2 deletions(-)\n create mode 100644 configs/ls1021aqds_ddr4_nor_defconfig", "diff": "diff --git a/arch/arm/include/asm/arch-ls102xa/config.h b/arch/arm/include/asm/arch-ls102xa/config.h\nindex ed78c33..a500b5b 100644\n--- a/arch/arm/include/asm/arch-ls102xa/config.h\n+++ b/arch/arm/include/asm/arch-ls102xa/config.h\n@@ -50,7 +50,11 @@\n #ifdef CONFIG_DDR_SPD\n #define CONFIG_SYS_FSL_DDR_BE\n #define CONFIG_VERY_BIG_RAM\n+#ifdef CONFIG_SYS_FSL_DDR4\n+#define CONFIG_SYS_FSL_DDRC_GEN4\n+#else\n #define CONFIG_SYS_FSL_DDRC_ARM_GEN3\n+#endif\n #define CONFIG_SYS_FSL_DDR\n #define CONFIG_SYS_LS1_DDR_BLOCK1_SIZE\t\t((phys_size_t)2 << 30)\n #define CONFIG_MAX_MEM_MAPPED\t\t\tCONFIG_SYS_LS1_DDR_BLOCK1_SIZE\n@@ -71,6 +75,7 @@\n #define CONFIG_MAX_CPUS\t\t\t\t2\n #define CONFIG_SYS_FSL_IFC_BANK_COUNT\t\t8\n #define CONFIG_NUM_DDR_CONTROLLERS\t\t1\n+#define CONFIG_SYS_FSL_DDR_VER\t\t\tFSL_DDR_VER_5_0\n #else\n #error SoC not defined\n #endif\ndiff --git a/board/freescale/ls1021aqds/ddr.c b/board/freescale/ls1021aqds/ddr.c\nindex 679c654..5898e33 100644\n--- a/board/freescale/ls1021aqds/ddr.c\n+++ b/board/freescale/ls1021aqds/ddr.c\n@@ -79,7 +79,6 @@ found:\n \t */\n \tpopts->wrlvl_override = 1;\n \tpopts->wrlvl_sample = 0xf;\n-\tpopts->cswl_override = DDR_CSWL_CS0;\n \n \t/*\n \t * Rtt and Rtt_WR override\n@@ -89,9 +88,17 @@ found:\n \t/* Enable ZQ calibration */\n \tpopts->zq_en = 1;\n \n+#ifdef CONFIG_SYS_FSL_DDR4\n+\tpopts->ddr_cdr1 = DDR_CDR1_DHC_EN | DDR_CDR1_ODT(DDR_CDR_ODT_80ohm);\n+\tpopts->ddr_cdr2 = DDR_CDR2_ODT(DDR_CDR_ODT_80ohm) |\n+\t\t\t DDR_CDR2_VREF_OVRD(70);\t/* Vref = 70% */\n+#else\n+\tpopts->cswl_override = DDR_CSWL_CS0;\n+\n \t/* DHC_EN =1, ODT = 75 Ohm */\n \tpopts->ddr_cdr1 = DDR_CDR1_DHC_EN | DDR_CDR1_ODT(DDR_CDR_ODT_75ohm);\n \tpopts->ddr_cdr2 = DDR_CDR2_ODT(DDR_CDR_ODT_75ohm);\n+#endif\n }\n \n #ifdef CONFIG_SYS_DDR_RAW_TIMING\ndiff --git a/board/freescale/ls1021aqds/ddr.h b/board/freescale/ls1021aqds/ddr.h\nindex 16d87cb..f819c99 100644\n--- a/board/freescale/ls1021aqds/ddr.h\n+++ b/board/freescale/ls1021aqds/ddr.h\n@@ -30,6 +30,13 @@ static const struct board_specific_parameters udimm0[] = {\n \t * num| hi| rank| clk| wrlvl | wrlvl | wrlvl | cpo |wrdata|2T\n \t * ranks| mhz| GB |adjst| start | ctl2 | ctl3 | |delay |\n \t */\n+#ifdef CONFIG_SYS_FSL_DDR4\n+\t{2, 1666, 0, 4, 7, 0x0808090B, 0x0C0D0E0A,},\n+\t{2, 1900, 0, 4, 6, 0x08080A0C, 0x0D0E0F0A,},\n+\t{1, 1666, 0, 4, 8, 0x090A0B0B, 0x0C0D0E0C,},\n+\t{1, 1900, 0, 4, 9, 0x0A0B0C0B, 0x0D0E0F0D,},\n+\t{1, 2200, 0, 4, 10, 0x0B0C0D0C, 0x0E0F110E,},\n+#elif defined(CONFIG_SYS_FSL_DDR3)\n \t{1, 833, 1, 6, 8, 0x06060607, 0x08080807, 0x1f, 2, 0},\n \t{1, 1350, 1, 6, 8, 0x0708080A, 0x0A0B0C09, 0x1f, 2, 0},\n \t{1, 833, 2, 6, 8, 0x06060607, 0x08080807, 0x1f, 2, 0},\n@@ -39,6 +46,9 @@ static const struct board_specific_parameters udimm0[] = {\n \t{2, 1350, 0, 6, 8, 0x0708080A, 0x0A0B0C09, 0x1f, 2, 0},\n \t{2, 1666, 4, 4, 0xa, 0x0B08090C, 0x0B0E0D0A, 0x1f, 2, 0},\n \t{2, 1666, 0, 4, 0xa, 0x0B08090C, 0x0B0E0D0A, 0x1f, 2, 0},\n+#else\n+#error DDR type not defined\n+#endif\n \t{}\n };\n \ndiff --git a/configs/ls1021aqds_ddr4_nor_defconfig b/configs/ls1021aqds_ddr4_nor_defconfig\nnew file mode 100644\nindex 0000000..3c57481\n--- /dev/null\n+++ b/configs/ls1021aqds_ddr4_nor_defconfig\n@@ -0,0 +1,3 @@\n+CONFIG_SYS_EXTRA_OPTIONS=\"SYS_FSL_DDR4\"\n+CONFIG_ARM=y\n+CONFIG_TARGET_LS1021AQDS=y\ndiff --git a/include/configs/ls1021aqds.h b/include/configs/ls1021aqds.h\nindex 657e3b6..bb47813 100644\n--- a/include/configs/ls1021aqds.h\n+++ b/include/configs/ls1021aqds.h\n@@ -49,10 +49,12 @@ unsigned long get_board_ddr_clk(void);\n #define CONFIG_DDR_SPD\n #define SPD_EEPROM_ADDRESS\t\t0x51\n #define CONFIG_SYS_SPD_BUS_NUM\t\t0\n-#define CONFIG_SYS_DDR_RAW_TIMING\n \n #define CONFIG_FSL_DDR_INTERACTIVE\t/* Interactive debugging */\n+#ifndef CONFIG_SYS_FSL_DDR4\n #define CONFIG_SYS_FSL_DDR3\t\t/* Use DDR3 memory */\n+#define CONFIG_SYS_DDR_RAW_TIMING\n+#endif\n #define CONFIG_DIMM_SLOTS_PER_CTLR\t1\n #define CONFIG_CHIP_SELECTS_PER_CTRL\t4\n \n", "prefixes": [ "U-Boot", "v3", "2/2" ] }