Patch Detail

HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2230860,
    "url": "http://patchwork.ozlabs.org/api/patches/2230860/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260430070954.1005564-2-amhetre@nvidia.com/",
    "project": {
        "id": 21,
        "url": "http://patchwork.ozlabs.org/api/projects/21/?format=api",
        "name": "Linux Tegra Development",
        "link_name": "linux-tegra",
        "list_id": "linux-tegra.vger.kernel.org",
        "list_email": "linux-tegra@vger.kernel.org",
        "web_url": null,
        "scm_url": null,
        "webscm_url": null,
        "list_archive_url": "",
        "list_archive_url_format": "",
        "commit_url_format": ""
    },
    "msgid": "<20260430070954.1005564-2-amhetre@nvidia.com>",
    "list_archive_url": null,
    "date": "2026-04-30T07:09:53",
    "name": "[V2,1/2] memory: tegra: Wire up system sleep PM ops",
    "commit_ref": null,
    "pull_url": null,
    "state": "new",
    "archived": false,
    "hash": "ab9ffe7749e4cd41d633306e315b8d00647a771c",
    "submitter": {
        "id": 75198,
        "url": "http://patchwork.ozlabs.org/api/people/75198/?format=api",
        "name": "Ashish Mhetre",
        "email": "amhetre@nvidia.com"
    },
    "delegate": null,
    "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260430070954.1005564-2-amhetre@nvidia.com/mbox/",
    "series": [
        {
            "id": 502220,
            "url": "http://patchwork.ozlabs.org/api/series/502220/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/list/?series=502220",
            "date": "2026-04-30T07:09:52",
            "name": "memory: tegra: Restore MC state on system resume",
            "version": 2,
            "mbox": "http://patchwork.ozlabs.org/series/502220/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/2230860/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/2230860/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "\n <linux-tegra+bounces-14070-incoming=patchwork.ozlabs.org@vger.kernel.org>",
        "X-Original-To": [
            "incoming@patchwork.ozlabs.org",
            "linux-tegra@vger.kernel.org"
        ],
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=h6PKCrW/;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-tegra+bounces-14070-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)",
            "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"h6PKCrW/\"",
            "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=40.93.195.13",
            "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com",
            "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com"
        ],
        "Received": [
            "from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5lh53NzSz1yHv\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 17:11:01 +1000 (AEST)",
            "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id BD0FB3017BCB\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 07:10:36 +0000 (UTC)",
            "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 520B139C629;\n\tThu, 30 Apr 2026 07:10:36 +0000 (UTC)",
            "from SN4PR2101CU001.outbound.protection.outlook.com\n (mail-southcentralusazon11012013.outbound.protection.outlook.com\n [40.93.195.13])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id B356539B979;\n\tThu, 30 Apr 2026 07:10:33 +0000 (UTC)",
            "from CH2PR03CA0002.namprd03.prod.outlook.com (2603:10b6:610:59::12)\n by BY5PR12MB4179.namprd12.prod.outlook.com (2603:10b6:a03:211::8) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9870.22; Thu, 30 Apr\n 2026 07:10:28 +0000",
            "from DS2PEPF00003442.namprd04.prod.outlook.com\n (2603:10b6:610:59:cafe::1e) by CH2PR03CA0002.outlook.office365.com\n (2603:10b6:610:59::12) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9846.30 via Frontend Transport; Thu,\n 30 Apr 2026 07:10:28 +0000",
            "from mail.nvidia.com (216.228.117.160) by\n DS2PEPF00003442.mail.protection.outlook.com (10.167.17.69) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9846.18 via Frontend Transport; Thu, 30 Apr 2026 07:10:27 +0000",
            "from rnnvmail202.nvidia.com (10.129.68.7) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 30 Apr\n 2026 00:10:12 -0700",
            "from rnnvmail203.nvidia.com (10.129.68.9) by rnnvmail202.nvidia.com\n (10.129.68.7) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 30 Apr\n 2026 00:10:12 -0700",
            "from build-amhetre-focal-20250829.internal (10.127.8.12) by\n mail.nvidia.com (10.129.68.9) with Microsoft SMTP Server id 15.2.2562.20 via\n Frontend Transport; Thu, 30 Apr 2026 00:10:12 -0700"
        ],
        "ARC-Seal": [
            "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777533035; cv=fail;\n b=IfQOa3OSRu0fpKAI1mVX0YRzlkTWuDhcLaaBp/LtIiBFacNZDrNRv/w3THPGVBmF+4HQIM8CrbchvVdjbEtS+kN1IMciOPw5LKTVoRk/8z4hj+VCbpSo3G3+xjo/PZ/xruVp2uEfnwjFE0ReDf3iVK5xqItXCgPg9bYQ+exI2Gs=",
            "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=cXsqZ/jv9FwrPHKEzk/HtwqyMi9SWfJRmxyW8TTWVj9yRd4lEBo5PUlAHcrHeWb7fv+VQE4gXxe7XEz2fCmW2Kyizlxe6QnjgnNO60pNsopOHvuHZK1V7+u/iPWtU6WGC/bUPKse+FjZtN31mSK+/lv7WwO4FNPJl+lEKU9EC8IAEt5x+MNs3tdWB67epTOD26wORWd0EfV6qOGoWgw1YOrnwUN9DjPKy11GBllSKHsxp6+f7Y319/SLmZXVUaNDjzOTXv4D6cGEZjPEgjLYql/adNuIbyM3DQf/geurEnPBqRQorD58XI1oIFTDhz4NMPp3wdIJ+J3qJ7Cz9kN41w=="
        ],
        "ARC-Message-Signature": [
            "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777533035; c=relaxed/simple;\n\tbh=zjqbypxsyt1XMzlaVqI2bgB8MLW14ymwdc90M6cDXKw=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=jkkXBv/4/fRB60k1HJ47WkI0ILYWeJQhhtMCqLFuJ/V1Br2yqC557FOELDZrOV7XrAxevF31Pt8WWY2zseKnZua6cKBbj9G5oHjZ/tVtJWVtJCYR6BS2lvs+2m4zgz7qMp4AkLTPKYwnNPMKxbJCRXWfspqOz37KCLwMMEhdd94=",
            "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=XZiEVNRv589QG3rRkA/bH+5e3wgqors4/M2n/TogZXE=;\n b=DPUP4nPCCWHm9iAasdBjiT9kBYZUkxoxeR0gyjQynSdfOU6c/Nt+nnaQkf29gMXFH4mEBjjagRm2MUt4umW9TGtBeM1F7r2O8U79TxV7jYDRGH95QQiTUBerFVmEko8WblcNBgkUvmalFX2KwDt8ti/dsyWWuAx1K7Q6r0oXGvVnaW/dUC4VU1B8YbFiZjtT7nMQANm5weKbuK9Z2UiXM0Am94CXq4FXXHnqVHnWpEWDXfDGUkzNv2gBHGF85MXT8v8dOSwxMi1zDWw/76xpuv+6X+Svw4POIZnxgNffrTsRJSOCt1eVRhsxar97pF/OpZQ776IdNumJvizgv5s9fg=="
        ],
        "ARC-Authentication-Results": [
            "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=h6PKCrW/; arc=fail smtp.client-ip=40.93.195.13",
            "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=XZiEVNRv589QG3rRkA/bH+5e3wgqors4/M2n/TogZXE=;\n b=h6PKCrW/mzxpjn3L6qBBPLB3czw9LdXvh7lbZaRhg4oIph73pct3RbpGp9U3UMv0wa8DfRDT5XS451yHNe9o7xxMM5wSWGngbb7ybxbitYvqZDMtmqdradxxiwVR7tWalZ/TyfpG40sS2Qqt/UepSJoBGgh24QHeNhChlyNHdSFNuTHLvw6+yq+PhAfka0aiAWO0pmbF2CxbcIjRoUjZBJChDLbrxqZy1l7I68E7XcJPG4uci8HyOHo4LVAC7tmhl3eBuHszRkC454yydr5ltfY8HrErMMEN5dKASC9bcaoIOKi3axSOhQQKwabYQfjVHcUWspV0E5/X0A4moGyJdQ==",
        "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;",
        "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C",
        "From": "Ashish Mhetre <amhetre@nvidia.com>",
        "To": "<krzk@kernel.org>, <thierry.reding@kernel.org>, <jonathanh@nvidia.com>",
        "CC": "<ketanp@nvidia.com>, <linux-kernel@vger.kernel.org>,\n\t<linux-tegra@vger.kernel.org>, Ashish Mhetre <amhetre@nvidia.com>",
        "Subject": "[PATCH V2 1/2] memory: tegra: Wire up system sleep PM ops",
        "Date": "Thu, 30 Apr 2026 07:09:53 +0000",
        "Message-ID": "<20260430070954.1005564-2-amhetre@nvidia.com>",
        "X-Mailer": "git-send-email 2.50.1",
        "In-Reply-To": "<20260430070954.1005564-1-amhetre@nvidia.com>",
        "References": "<20260430070954.1005564-1-amhetre@nvidia.com>",
        "Precedence": "bulk",
        "X-Mailing-List": "linux-tegra@vger.kernel.org",
        "List-Id": "<linux-tegra.vger.kernel.org>",
        "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>",
        "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>",
        "MIME-Version": "1.0",
        "X-NVConfidentiality": "public",
        "Content-Transfer-Encoding": "8bit",
        "Content-Type": "text/plain",
        "X-NV-OnPremToCloud": "ExternallySecured",
        "X-EOPAttributedMessage": "0",
        "X-MS-PublicTrafficType": "Email",
        "X-MS-TrafficTypeDiagnostic": "DS2PEPF00003442:EE_|BY5PR12MB4179:EE_",
        "X-MS-Office365-Filtering-Correlation-Id": "d4057baf-ef86-406a-8304-08dea6878ecf",
        "X-MS-Exchange-SenderADCheck": "1",
        "X-MS-Exchange-AntiSpam-Relay": "0",
        "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|376014|82310400026|36860700016|1800799024|18002099003|22082099003|56012099003;",
        "X-Microsoft-Antispam-Message-Info": "\n\teJKXw1VQgdneU+KSujy0I8vkATwB6sWibRfhiW+0FGj1iD8d/hXzLSaibN+p4Cms49zGXscpRj847fDnSdhyeTg7X6cypwda1z2HmqACgRMORiT1hdCeEbE5GkETIKKo3vxLIVsE8WLX+x1hxK6Ji+g3VRQktb+OmkI97sLB405vN6y7iu7oy5/3hLGNX4zgCCZg4zxMkl6n+yXlSX7nJvR04eZJa5qJcog0g/bWTWmpmJnYWUAdjG84GqDj53TfOk6UFI6/69U10pG8ogY89CycZtP+y5VitTBEFNN4lfv7Mg6c2MAYxGs8Gcec/0DGyQATYZGwiXj2MPiodVsrt5X7NuZ6jRPP/FBwPdKLup5rw5sZ+0GM/8YXo+Dco5GeQuq8T+sGJaC2o82Pcp/f7QL7xcdYk/RZHQXko6QX41RLg/0n+f5brYo4Ys3WZtd0/vnSwKylb7/g+ZWKR4YBTiLegOuwH+ikkXbxZ7KWAEYzmoktUJsq+Z/hd3geBAEil84ISc+iEKSxSVhGBrYWmyVWsmtW2ZbKvqUlCnTyBpVCXPiMPK7A6HHkVeFV+IIZHPvBthHQ0DN6qZKEwQZuMQ5iuUfGxb1bOvVLuQyvRmEKHAxbvoGekyvTnMd2fDpTr/SXKPkkmCBjToGlzUn6sa+Zlf/fc7FyQIYtoOVIOU+rAcIy/a+VRRrPJDfDVNF7wWOxilgp73XT0j1uZsm+JhH25578ahvIfekSmRrrplzQKVfEawMjslbZCie+zXmTNalqUidTIRwKcbiexHPrDw==",
        "X-Forefront-Antispam-Report": "\n\tCIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(376014)(82310400026)(36860700016)(1800799024)(18002099003)(22082099003)(56012099003);DIR:OUT;SFP:1101;",
        "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1",
        "X-MS-Exchange-AntiSpam-MessageData-0": "\n\tpzrIOqGdQ2EjAOBneUJFr9t9jFGnh1gauXU48NHgmy0lPHhNoDRBHZBjMKz9UbUNK4i0rcMRI2rhQgw/udjicTniBR9N1gEKEqX2oFSo395tWD1cjvPgxP7OijOkYjKYADa/6hRr07fVN6Wa8v05JR6M4MxVsfKmzM0Pmxcm/JUPbYJqJQcnJfXAAajK81RrqKWU7WzAq+ege4SBdxRNu8/tNdxZ9JZubdR5XOYIDocXfEQ6tBkPWrj7ufg3X123+o8PU4gKeDr8zeLsmfLdjKd1VQ2nbIkPe9uEkj6CrHxBqtsH7FIUa6oA/G12G1kamn0opJEChWBmd2EZf4kuJy05geZLAh9nYy0tx65UsOpLyfWuojE4HRKjvyzYY91jIUS6nWjBKoFsNFw0ZUGdG8KWpwNvdzUKXSXVXWMihhhATYFKNBkz6rURmoSll4bk",
        "X-OriginatorOrg": "Nvidia.com",
        "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "30 Apr 2026 07:10:27.8440\n (UTC)",
        "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n d4057baf-ef86-406a-8304-08dea6878ecf",
        "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a",
        "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com]",
        "X-MS-Exchange-CrossTenant-AuthSource": "\n\tDS2PEPF00003442.namprd04.prod.outlook.com",
        "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous",
        "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem",
        "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "BY5PR12MB4179"
    },
    "content": "The tegra-mc platform driver does not register any dev_pm_ops, so the\nthe SoC-specific ->resume() is never invoked (e.g. tegra186_mc_resume)\non system wake. On Tegra186 and later this means MC client Stream-ID\noverride registers are not reprogrammed.\n\nRegister a dev_pm_ops on the tegra-mc driver and route the system\nresume callback into mc->soc->ops->resume() so the existing SID\nrestore path runs again on wake.\n\nNo suspend callback is needed as the resume path reprograms all MC\nstate from the static SoC tables, so there is nothing to save.\n\nFixes: fe3b082a6eb8 (\"memory: tegra: Add SID override programming for MC clients\")\nSigned-off-by: Ashish Mhetre <amhetre@nvidia.com>\n---\n drivers/memory/tegra/mc.c | 14 ++++++++++++++\n 1 file changed, 14 insertions(+)",
    "diff": "diff --git a/drivers/memory/tegra/mc.c b/drivers/memory/tegra/mc.c\nindex d620660da331..343ac0018eba 100644\n--- a/drivers/memory/tegra/mc.c\n+++ b/drivers/memory/tegra/mc.c\n@@ -13,6 +13,7 @@\n #include <linux/of.h>\n #include <linux/of_platform.h>\n #include <linux/platform_device.h>\n+#include <linux/pm.h>\n #include <linux/slab.h>\n #include <linux/sort.h>\n #include <linux/tegra-icc.h>\n@@ -1010,10 +1011,23 @@ static void tegra_mc_sync_state(struct device *dev)\n \t\ticc_sync_state(dev);\n }\n \n+static int tegra_mc_resume(struct device *dev)\n+{\n+\tstruct tegra_mc *mc = dev_get_drvdata(dev);\n+\n+\tif (mc->soc->ops && mc->soc->ops->resume)\n+\t\treturn mc->soc->ops->resume(mc);\n+\n+\treturn 0;\n+}\n+\n+static DEFINE_SIMPLE_DEV_PM_OPS(tegra_mc_pm_ops, NULL, tegra_mc_resume);\n+\n static struct platform_driver tegra_mc_driver = {\n \t.driver = {\n \t\t.name = \"tegra-mc\",\n \t\t.of_match_table = tegra_mc_of_match,\n+\t\t.pm = pm_sleep_ptr(&tegra_mc_pm_ops),\n \t\t.suppress_bind_attrs = true,\n \t\t.sync_state = tegra_mc_sync_state,\n \t},\n",
    "prefixes": [
        "V2",
        "1/2"
    ]
}