Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2223964/?format=api
{ "id": 2223964, "url": "http://patchwork.ozlabs.org/api/patches/2223964/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260416125706.3875359-1-mnissler@meta.com/", "project": { "id": 28, "url": "http://patchwork.ozlabs.org/api/projects/28/?format=api", "name": "Linux PCI development", "link_name": "linux-pci", "list_id": "linux-pci.vger.kernel.org", "list_email": "linux-pci@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260416125706.3875359-1-mnissler@meta.com>", "list_archive_url": null, "date": "2026-04-16T12:57:06", "name": "[pciutils] ls-ecaps: Decode DPC RP PIO registers", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "d711d6cb6c8196510d9994870105c4a33ab30af5", "submitter": { "id": 93169, "url": "http://patchwork.ozlabs.org/api/people/93169/?format=api", "name": "Mattias Nissler", "email": "mnissler@meta.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260416125706.3875359-1-mnissler@meta.com/mbox/", "series": [ { "id": 500157, "url": "http://patchwork.ozlabs.org/api/series/500157/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/list/?series=500157", "date": "2026-04-16T12:57:06", "name": "[pciutils] ls-ecaps: Decode DPC RP PIO registers", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/500157/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2223964/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2223964/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-pci+bounces-52615-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-pci@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=meta.com header.i=@meta.com header.a=rsa-sha256\n header.s=s2048-2025-q2 header.b=UhEg3vb9;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.232.135.74; helo=sto.lore.kernel.org;\n envelope-from=linux-pci+bounces-52615-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=meta.com header.i=@meta.com\n header.b=\"UhEg3vb9\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=67.231.153.30", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=meta.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=meta.com" ], "Received": [ "from sto.lore.kernel.org (sto.lore.kernel.org [172.232.135.74])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fxJ2Y1lKLz1yG9\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 16 Apr 2026 22:57:41 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sto.lore.kernel.org (Postfix) with ESMTP id DCBFA3001332\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 16 Apr 2026 12:57:37 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id CE99637C904;\n\tThu, 16 Apr 2026 12:57:34 +0000 (UTC)", "from mx0b-00082601.pphosted.com (mx0b-00082601.pphosted.com\n [67.231.153.30])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id CFE7B1A6837\n\tfor <linux-pci@vger.kernel.org>; Thu, 16 Apr 2026 12:57:32 +0000 (UTC)", "from pps.filterd (m0528004.ppops.net [127.0.0.1])\n\tby mx0a-00082601.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63G2t4Hr3300009;\n\tThu, 16 Apr 2026 05:57:29 -0700", "from mail.thefacebook.com ([163.114.134.16])\n\tby mx0a-00082601.pphosted.com (PPS) with ESMTPS id 4dh84tsv9y-2\n\t(version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT);\n\tThu, 16 Apr 2026 05:57:28 -0700 (PDT)", "from localhost (2620:10d:c085:208::7cb7) by mail.thefacebook.com\n (2620:10d:c08b:78::c78f) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.2.2562.37; Thu, 16 Apr\n 2026 12:57:27 +0000" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776344254; cv=none;\n b=ZjAmyUXyNE94visj0SInGtQoI6AJJxNl5zrrrRQlXExnXDsX6jsxgmHOK14AR7n8pcuSsRr5ysiiDpjQKX6Td23B4z3W3UvugXqHNDI+Tc4jcAHXHeMpw1k8aK7g1YfDOdTQOCJ/dlrKcopm6G54hSCCjR1SfKruzb3WMr9dpJk=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776344254; c=relaxed/simple;\n\tbh=Y3clptyGEnesGRJGDQLGXJjTONUIjCo52odjHJFDqMY=;\n\th=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type;\n b=ftUizCaoNIdEYAGumDECE5BrAVQtqIsGC/ZIRPc7p94E1TEo3vhOblTDDXSvnUoA/otxADEHJK+33mizyZDKijdXp4i+bHGbbyHhu3NGec7ebNhxV+ruwioAjef9akWLWkRuTcgzdlx9YsVem+g5b8gHc6J9kqdTOnj18Ntver0=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=meta.com;\n spf=pass smtp.mailfrom=meta.com;\n dkim=pass (2048-bit key) header.d=meta.com header.i=@meta.com\n header.b=UhEg3vb9; arc=none smtp.client-ip=67.231.153.30", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=meta.com; h=cc\n\t:content-transfer-encoding:content-type:date:from:message-id\n\t:mime-version:subject:to; s=s2048-2025-q2; bh=rtOtAg07vybZyPQLS4\n\tE8rhHrQTBqtHBdhudAWEKO//8=; b=UhEg3vb9bt14M7C6HLxs3gP1WUWz56c5qd\n\tZTzunxF3tCVcuTYcS0L4k2Y8kffQFL455PhhoaIzn0rYncIrC9sClcexwXpv9RMs\n\tsHasy9iO3biTrH3mA1+srdDrJzAIGzMYT94EiJBRcqneM1HkopwJ099T0RtEh+16\n\tk++rAX69PzQCRVzm9J7PHFFSIX7kS8p5LkYvI59htosnAuPSbWd32aqBfgvl1r2n\n\tvxkHbbce1KOzTxCy98FP+rq1SRF+9uer9OzR74sliSI+OYxu0VbfprCvxUm0O43A\n\tlkfunxwt9JXKLlEd/lgf/1b7Zi2kV7dDSHoocv9R/aq4WD7Idb+w==", "From": "Mattias Nissler <mnissler@meta.com>", "To": "<linux-pci@vger.kernel.org>", "CC": "=?utf-8?q?Martin_Mare=C5=A1?= <mj@ucw.cz>,\n Mattias Nissler <mnissler@meta.com>", "Subject": "[PATCH pciutils] ls-ecaps: Decode DPC RP PIO registers", "Date": "Thu, 16 Apr 2026 05:57:06 -0700", "Message-ID": "<20260416125706.3875359-1-mnissler@meta.com>", "X-Mailer": "git-send-email 2.52.0", "Precedence": "bulk", "X-Mailing-List": "linux-pci@vger.kernel.org", "List-Id": "<linux-pci.vger.kernel.org>", "List-Subscribe": "<mailto:linux-pci+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-pci+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Authority-Analysis": "v=2.4 cv=DeknbPtW c=1 sm=1 tr=0 ts=69e0dcb8 cx=c_pps\n a=CB4LiSf2rd0gKozIdrpkBw==:117 a=CB4LiSf2rd0gKozIdrpkBw==:17\n a=A5OVakUREuEA:10 a=VkNPw1HP01LnGYTKEx00:22 a=7x6HtfJdh03M6CCDgxCd:22\n a=GbPsI2Ihf5RTnMjR_gZv:22 a=VabnemYjAAAA:8 a=mvVm65g0eZYFh6_jv2gA:9\n a=gKebqoRLp9LExxC7YDUY:22", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDE2MDEyNCBTYWx0ZWRfXwfljqpYsaVUn\n ckafOxUonqlnDfpO5qY0uFqCUXZej66ehWizOE4l4R6pLWc0/V7/BIW9nM1lM4sX7Bv+IjuoPw0\n m7FnlPFDcuP3eZCkawOPknU1iYqKF4seGc1n7r5CfH3ECVGiGxpTBISsTbi/SXpVFgcd3eTE87a\n f+dwDJdycKj8z6qOc3hg+mBxf5KspogDKwMX6+WcKot+taMJtOyXs6SiPyYfU3+Or1IW7eFb1QG\n DC/ppGiahc0g0aOzVq182bw3h93IVI5NAhkCHEG2+CdrHIzHA1yIzQqrWhZ3a+VY+0lbEUaW6Z0\n YLfSZ10lTsOLZeUYSFSGAAX2WKYlAjAAerzQXyDisMK6Zob3ClZU5MdWM0ync7doXKJW6g1Vy+R\n 2c0h7xLnKVSDYt/YgxBI3g6AXkH+o2tjXaiUroqMg5uSl1R1Q1XHsBkPWIy9i8DQM+0UGjIr/VD\n HiYj/UgL25YBdoOdZWQ==", "X-Proofpoint-GUID": "9DjmSkjztuiJI-0bP3gHsf4eGTYa29-s", "X-Proofpoint-ORIG-GUID": "9DjmSkjztuiJI-0bP3gHsf4eGTYa29-s", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-16_03,2026-04-16_02,2025-10-01_01" }, "content": "The RP PIO registers in the DPC extended capability contain status\ninformation and control bits related to how root ports handle failing\nrequests.\n\nSample output:\n Capabilities: [380 v1] Downstream Port Containment\n DpcCap: IntMsgNum 0, RPExt+ PoisonedTLP+ SwTrigger+ RP PIO Log 6, DL_ActiveErr+\n DpcCtl: Trigger:0 Cmpl+ INT+ ErrCor+ PoisonedTLP- SwTrigger- DL_ActiveErr-\n DpcSta: Trigger- Reason:00 INT- RPBusy- TriggerExt:00 RP PIO ErrPtr:11\n Source: 0000\n RP PIO:\n Sta: CfgUR+ CfgCA- CfgCTO- IOUR- IOCA- IOCTO- MemUR- MemCA+ MemCTO-\n Msk: CfgUR+ CfgCA+ CfgCTO+ IOUR+ IOCA+ IOCTO+ MemUR- MemCA- MemCTO-\n Sev: CfgUR- CfgCA- CfgCTO- IOUR- IOCA- IOCTO- MemUR- MemCA- MemCTO-\n Err: CfgUR- CfgCA- CfgCTO- IOUR- IOCA- IOCTO- MemUR- MemCA- MemCTO-\n Exc: CfgUR- CfgCA- CfgCTO- IOUR- IOCA- IOCTO- MemUR- MemCA- MemCTO-\n HeaderLog: 00001001 0000220f f7a01100 00000000\n ImpSpecLog: 00000000\n TLPPrefixLog: 00000000\n\nSigned-off-by: Mattias Nissler <mnissler@meta.com>\n---\n lib/header.h | 18 ++++++++++++\n ls-ecaps.c | 83 ++++++++++++++++++++++++++++++++++++++++++++--------\n 2 files changed, 88 insertions(+), 13 deletions(-)", "diff": "diff --git a/lib/header.h b/lib/header.h\nindex 21fb628..f74a124 100644\n--- a/lib/header.h\n+++ b/lib/header.h\n@@ -1454,6 +1454,7 @@\n #define PCI_DPC_CAP_SW_TRIGGER\t0x80\t\t/* DPC Software Trigger */\n #define PCI_DPC_CAP_RP_LOG(x)\t(((x) >> 8) & 0xf) /* DPC RP PIO Log Size */\n #define PCI_DPC_CAP_DL_ACT_ERR\t0x1000\t\t/* DPC DL_Active ERR_COR Signal */\n+#define PCI_DPC_CAP_RP_PIO_LOG_SIZE4\t0x2000\t/* RP PIO Log Size [4] */\n #define PCI_DPC_CTL\t\t6\t/* DPC Control */\n #define PCI_DPC_CTL_TRIGGER(x) ((x) & 0x3)\t/* DPC Trigger Enable */\n #define PCI_DPC_CTL_CMPL\t0x4\t\t/* DPC Completion Control */\n@@ -1470,6 +1471,23 @@\n #define PCI_DPC_STS_TRIGGER_EXT(x) (((x) >> 5) & 0x3) /* Trigger Reason Extension */\n #define PCI_DPC_STS_PIO_FEP(x) (((x) >> 8) & 0x1f) /* DPC PIO First Error Pointer */\n #define PCI_DPC_SOURCE\t\t10\t/* DPC Source ID */\n+#define PCI_DPC_RP_PIO_STATUS\t0xC\t/* DPC RP PIO Status */\n+#define PCI_DPC_RP_PIO_CFG_UR\t\t0x00000001\t/* Cfg Request UR Completion */\n+#define PCI_DPC_RP_PIO_CFG_CA\t\t0x00000002\t/* Cfg Request CA Completion */\n+#define PCI_DPC_RP_PIO_CFG_CTO\t\t0x00000004\t/* Cfg Request Completion Timeout */\n+#define PCI_DPC_RP_PIO_IO_UR\t\t0x00000100\t/* I/O Request UR Completion */\n+#define PCI_DPC_RP_PIO_IO_CA\t\t0x00000200\t/* I/O Request CA Completion */\n+#define PCI_DPC_RP_PIO_IO_CTO\t\t0x00000400\t/* I/O Request Completion Timeout */\n+#define PCI_DPC_RP_PIO_MEM_UR\t\t0x00010000\t/* Mem Request UR Completion */\n+#define PCI_DPC_RP_PIO_MEM_CA\t\t0x00020000\t/* Mem Request CA Completion */\n+#define PCI_DPC_RP_PIO_MEM_CTO\t\t0x00040000\t/* Mem Request Completion Timeout */\n+#define PCI_DPC_RP_PIO_MASK\t0x10\t/* DPC RP PIO Mask */\n+#define PCI_DPC_RP_PIO_SEVERITY\t0x14\t/* DPC RP PIO Severity */\n+#define PCI_DPC_RP_PIO_SYSERROR\t0x18\t/* DPC RP PIO SysError */\n+#define PCI_DPC_RP_PIO_EXCEPTION\t0x1C\t/* DPC RP PIO Exception */\n+#define PCI_DPC_RP_PIO_HEADER_LOG\t0x20\t/* DPC RP PIO Header Log */\n+#define PCI_DPC_RP_PIO_IMPSPEC_LOG\t0x30\t/* DPC RP PIO ImpSpec Log */\n+#define PCI_DPC_RP_PIO_TLP_PREFIX_LOG\t0x34\t/* DPC RP PIO TLP Prefix Log */\n \n /* L1 PM Substates Extended Capability */\n #define PCI_L1PM_SUBSTAT_CAP\t0x4\t/* L1 PM Substate Capability */\ndiff --git a/ls-ecaps.c b/ls-ecaps.c\nindex 455c203..6d1ebc7 100644\n--- a/ls-ecaps.c\n+++ b/ls-ecaps.c\n@@ -233,7 +233,9 @@ cap_aer(struct device *d, int where, int type)\n \n static void cap_dpc(struct device *d, int where)\n {\n- u16 l;\n+ u16 cap, w, log_size;\n+ u32 l, l0, l1, l2, l3;\n+ int i;\n \n printf(\"Downstream Port Containment\\n\");\n if (verbose < 2)\n@@ -242,24 +244,79 @@ static void cap_dpc(struct device *d, int where)\n if (!config_fetch(d, where + PCI_DPC_CAP, 8))\n return;\n \n- l = get_conf_word(d, where + PCI_DPC_CAP);\n+ w = cap = get_conf_word(d, where + PCI_DPC_CAP);\n+ log_size = PCI_DPC_CAP_RP_LOG(cap) | (!!(PCI_DPC_CAP_RP_PIO_LOG_SIZE4 & cap) << 4);\n printf(\"\\t\\tDpcCap:\\tIntMsgNum %d, RPExt%c PoisonedTLP%c SwTrigger%c RP PIO Log %d, DL_ActiveErr%c\\n\",\n- PCI_DPC_CAP_INT_MSG(l), FLAG(l, PCI_DPC_CAP_RP_EXT), FLAG(l, PCI_DPC_CAP_TLP_BLOCK),\n- FLAG(l, PCI_DPC_CAP_SW_TRIGGER), PCI_DPC_CAP_RP_LOG(l), FLAG(l, PCI_DPC_CAP_DL_ACT_ERR));\n+ PCI_DPC_CAP_INT_MSG(w), FLAG(w, PCI_DPC_CAP_RP_EXT), FLAG(w, PCI_DPC_CAP_TLP_BLOCK),\n+ FLAG(w, PCI_DPC_CAP_SW_TRIGGER), log_size, FLAG(w, PCI_DPC_CAP_DL_ACT_ERR));\n \n- l = get_conf_word(d, where + PCI_DPC_CTL);\n+ w = get_conf_word(d, where + PCI_DPC_CTL);\n printf(\"\\t\\tDpcCtl:\\tTrigger:%x Cmpl%c INT%c ErrCor%c PoisonedTLP%c SwTrigger%c DL_ActiveErr%c\\n\",\n- PCI_DPC_CTL_TRIGGER(l), FLAG(l, PCI_DPC_CTL_CMPL), FLAG(l, PCI_DPC_CTL_INT),\n- FLAG(l, PCI_DPC_CTL_ERR_COR), FLAG(l, PCI_DPC_CTL_TLP), FLAG(l, PCI_DPC_CTL_SW_TRIGGER),\n- FLAG(l, PCI_DPC_CTL_DL_ACTIVE));\n+ PCI_DPC_CTL_TRIGGER(w), FLAG(w, PCI_DPC_CTL_CMPL), FLAG(w, PCI_DPC_CTL_INT),\n+ FLAG(w, PCI_DPC_CTL_ERR_COR), FLAG(w, PCI_DPC_CTL_TLP), FLAG(w, PCI_DPC_CTL_SW_TRIGGER),\n+ FLAG(w, PCI_DPC_CTL_DL_ACTIVE));\n \n- l = get_conf_word(d, where + PCI_DPC_STATUS);\n+ w = get_conf_word(d, where + PCI_DPC_STATUS);\n printf(\"\\t\\tDpcSta:\\tTrigger%c Reason:%02x INT%c RPBusy%c TriggerExt:%02x RP PIO ErrPtr:%02x\\n\",\n- FLAG(l, PCI_DPC_STS_TRIGGER), PCI_DPC_STS_REASON(l), FLAG(l, PCI_DPC_STS_INT),\n- FLAG(l, PCI_DPC_STS_RP_BUSY), PCI_DPC_STS_TRIGGER_EXT(l), PCI_DPC_STS_PIO_FEP(l));\n+ FLAG(w, PCI_DPC_STS_TRIGGER), PCI_DPC_STS_REASON(w), FLAG(w, PCI_DPC_STS_INT),\n+ FLAG(w, PCI_DPC_STS_RP_BUSY), PCI_DPC_STS_TRIGGER_EXT(w), PCI_DPC_STS_PIO_FEP(w));\n+\n+ w = get_conf_word(d, where + PCI_DPC_SOURCE);\n+ printf(\"\\t\\tSource:\\t%04x\\n\", w);\n+\n+ if ((cap & PCI_DPC_CAP_RP_EXT) && config_fetch(d, where + PCI_DPC_CAP + 8, 24 + 4 * log_size)) {\n+ printf(\"\\t\\tRP PIO:\\n\");\n+\n+ l = get_conf_long(d, where + PCI_DPC_RP_PIO_STATUS);\n+ printf(\"\\t\\t\\tSta: CfgUR%c CfgCA%c CfgCTO%c IOUR%c IOCA%c IOCTO%c MemUR%c MemCA%c MemCTO%c\\n\",\n+ FLAG(l, PCI_DPC_RP_PIO_CFG_UR), FLAG(l, PCI_DPC_RP_PIO_CFG_CA), FLAG(l, PCI_DPC_RP_PIO_CFG_CTO),\n+ FLAG(l, PCI_DPC_RP_PIO_IO_UR), FLAG(l, PCI_DPC_RP_PIO_IO_CA), FLAG(l, PCI_DPC_RP_PIO_IO_CTO),\n+ FLAG(l, PCI_DPC_RP_PIO_MEM_UR), FLAG(l, PCI_DPC_RP_PIO_MEM_CA), FLAG(l, PCI_DPC_RP_PIO_MEM_CTO));\n+\n+ l = get_conf_long(d, where + PCI_DPC_RP_PIO_MASK);\n+ printf(\"\\t\\t\\tMsk: CfgUR%c CfgCA%c CfgCTO%c IOUR%c IOCA%c IOCTO%c MemUR%c MemCA%c MemCTO%c\\n\",\n+ FLAG(l, PCI_DPC_RP_PIO_CFG_UR), FLAG(l, PCI_DPC_RP_PIO_CFG_CA), FLAG(l, PCI_DPC_RP_PIO_CFG_CTO),\n+ FLAG(l, PCI_DPC_RP_PIO_IO_UR), FLAG(l, PCI_DPC_RP_PIO_IO_CA), FLAG(l, PCI_DPC_RP_PIO_IO_CTO),\n+ FLAG(l, PCI_DPC_RP_PIO_MEM_UR), FLAG(l, PCI_DPC_RP_PIO_MEM_CA), FLAG(l, PCI_DPC_RP_PIO_MEM_CTO));\n+\n+ l = get_conf_long(d, where + PCI_DPC_RP_PIO_SEVERITY);\n+ printf(\"\\t\\t\\tSev: CfgUR%c CfgCA%c CfgCTO%c IOUR%c IOCA%c IOCTO%c MemUR%c MemCA%c MemCTO%c\\n\",\n+ FLAG(l, PCI_DPC_RP_PIO_CFG_UR), FLAG(l, PCI_DPC_RP_PIO_CFG_CA), FLAG(l, PCI_DPC_RP_PIO_CFG_CTO),\n+ FLAG(l, PCI_DPC_RP_PIO_IO_UR), FLAG(l, PCI_DPC_RP_PIO_IO_CA), FLAG(l, PCI_DPC_RP_PIO_IO_CTO),\n+ FLAG(l, PCI_DPC_RP_PIO_MEM_UR), FLAG(l, PCI_DPC_RP_PIO_MEM_CA), FLAG(l, PCI_DPC_RP_PIO_MEM_CTO));\n+\n+ l = get_conf_long(d, where + PCI_DPC_RP_PIO_SYSERROR);\n+ printf(\"\\t\\t\\tErr: CfgUR%c CfgCA%c CfgCTO%c IOUR%c IOCA%c IOCTO%c MemUR%c MemCA%c MemCTO%c\\n\",\n+ FLAG(l, PCI_DPC_RP_PIO_CFG_UR), FLAG(l, PCI_DPC_RP_PIO_CFG_CA), FLAG(l, PCI_DPC_RP_PIO_CFG_CTO),\n+ FLAG(l, PCI_DPC_RP_PIO_IO_UR), FLAG(l, PCI_DPC_RP_PIO_IO_CA), FLAG(l, PCI_DPC_RP_PIO_IO_CTO),\n+ FLAG(l, PCI_DPC_RP_PIO_MEM_UR), FLAG(l, PCI_DPC_RP_PIO_MEM_CA), FLAG(l, PCI_DPC_RP_PIO_MEM_CTO));\n+\n+ l = get_conf_long(d, where + PCI_DPC_RP_PIO_EXCEPTION);\n+ printf(\"\\t\\t\\tExc: CfgUR%c CfgCA%c CfgCTO%c IOUR%c IOCA%c IOCTO%c MemUR%c MemCA%c MemCTO%c\\n\",\n+ FLAG(l, PCI_DPC_RP_PIO_CFG_UR), FLAG(l, PCI_DPC_RP_PIO_CFG_CA), FLAG(l, PCI_DPC_RP_PIO_CFG_CTO),\n+ FLAG(l, PCI_DPC_RP_PIO_IO_UR), FLAG(l, PCI_DPC_RP_PIO_IO_CA), FLAG(l, PCI_DPC_RP_PIO_IO_CTO),\n+ FLAG(l, PCI_DPC_RP_PIO_MEM_UR), FLAG(l, PCI_DPC_RP_PIO_MEM_CA), FLAG(l, PCI_DPC_RP_PIO_MEM_CTO));\n+\n+ l0 = get_conf_long(d, where + PCI_DPC_RP_PIO_HEADER_LOG);\n+ l1 = get_conf_long(d, where + PCI_DPC_RP_PIO_HEADER_LOG + 4);\n+ l2 = get_conf_long(d, where + PCI_DPC_RP_PIO_HEADER_LOG + 8);\n+ l3 = get_conf_long(d, where + PCI_DPC_RP_PIO_HEADER_LOG + 12);\n+ printf(\"\\t\\t\\tHeaderLog: %08x %08x %08x %08x\\n\", l0, l1, l2, l3);\n+\n+ if (log_size >= 5) {\n+ l = get_conf_long(d, where + PCI_DPC_RP_PIO_IMPSPEC_LOG);\n+ printf(\"\\t\\t\\tImpSpecLog: %08x\\n\", l);\n+ }\n \n- l = get_conf_word(d, where + PCI_DPC_SOURCE);\n- printf(\"\\t\\tSource:\\t%04x\\n\", l);\n+ if (log_size >= 6) {\n+ printf(\"\\t\\t\\tTLPPrefixLog:\");\n+ for (i = 5; i < log_size; i++) {\n+ l = get_conf_long(d, where + PCI_DPC_RP_PIO_TLP_PREFIX_LOG);\n+ printf(\" %08x\", l);\n+ }\n+ printf(\"\\n\");\n+ }\n+ }\n }\n \n static void\n", "prefixes": [ "pciutils" ] }