Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2219148/?format=api
{ "id": 2219148, "url": "http://patchwork.ozlabs.org/api/patches/2219148/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260402125234.1371897-6-max.chou@sifive.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260402125234.1371897-6-max.chou@sifive.com>", "list_archive_url": null, "date": "2026-04-02T12:52:30", "name": "[v6,5/9] target/riscv: Use the tb->cs_base as the extend tb flags", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "4b2c826db2b2ea6cc93a4e09a01f41151f085b82", "submitter": { "id": 86650, "url": "http://patchwork.ozlabs.org/api/people/86650/?format=api", "name": "Max Chou", "email": "max.chou@sifive.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260402125234.1371897-6-max.chou@sifive.com/mbox/", "series": [ { "id": 498485, "url": "http://patchwork.ozlabs.org/api/series/498485/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=498485", "date": "2026-04-02T12:52:26", "name": "Add Zvfbfa extension support", "version": 6, "mbox": "http://patchwork.ozlabs.org/series/498485/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2219148/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2219148/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=sifive.com header.i=@sifive.com header.a=rsa-sha256\n header.s=google header.b=PB5NTTMH;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fmjvM3YvWz1xtJ\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 03 Apr 2026 00:51:43 +1100 (AEDT)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1w8ILL-0008TR-0H; Thu, 02 Apr 2026 09:44:19 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <max.chou@sifive.com>)\n id 1w8IL3-0005fW-1Z\n for qemu-devel@nongnu.org; Thu, 02 Apr 2026 09:44:01 -0400", "from mail-pj1-x102a.google.com ([2607:f8b0:4864:20::102a])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <max.chou@sifive.com>)\n id 1w8HXc-0008Oi-8I\n for qemu-devel@nongnu.org; Thu, 02 Apr 2026 08:52:57 -0400", "by mail-pj1-x102a.google.com with SMTP id\n 98e67ed59e1d1-35d971fb6f1so704240a91.0\n for <qemu-devel@nongnu.org>; Thu, 02 Apr 2026 05:52:54 -0700 (PDT)", "from duncan.localdomain (114-35-142-126.hinet-ip.hinet.net.\n [114.35.142.126]) by smtp.gmail.com with ESMTPSA id\n 98e67ed59e1d1-35dd35364edsm2730032a91.0.2026.04.02.05.52.50\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 02 Apr 2026 05:52:52 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=sifive.com; s=google; t=1775134373; x=1775739173; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=W1RmrZvmgqn2zibYL2Q6/3V19GhkiYpqpBgRyY5xHio=;\n b=PB5NTTMH0N/aYwIG16sPAEGDfVgjRXcXc4rZH9CIQZExK2TsnQb3LZB+qV4Wn7US8G\n ccELh8KEoBEmvgQt+PovM/jsdHXA5nY5gqg1HcTMw7/Kssl0SluhE4LC6/vSnUDKYqGs\n LQFKVffocvrbb26wNNrUv4Xb243Ym+JStGq4gFTjyR5inZT/qL7hxBsMAtJcAxYf76hk\n zuCzBpq3eVIe9kXIJ+QJafyd6CmwJySL6A3pYMbnrcFA89guh8F0K2CotSVycbRMlzi8\n pnZK34MzaSdjDSKTOtz7BciY5sKD7RGHR4lR2oH/Dynn6g5WiEReovnNOcUByfChZy8U\n M9ew==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775134373; x=1775739173;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=W1RmrZvmgqn2zibYL2Q6/3V19GhkiYpqpBgRyY5xHio=;\n b=LZpcD9LcmUpmDwlaFKHh4enYxlj3Z3wfKgzsf2Ud9fP0z9B85HyDbhfThFaSz79euw\n XYr20M6J2l4JZDTWWAftbdWS8lgaY9q/ZyvSlRs5zZAt1uD9leuNp9fyr0bbu3lYQHBM\n UdrJRuWYTHHB0goY5E8HcHppCTdJ23qyMgJzyLNQbkJ3Crp0vgSfxNOUA3GV5XhITEK3\n Z0YwB/cfhummn2ZUpLyOskaQJKUFCcEUeMZ8Un9IUN72y9Y6zphclbqpoiFEH4g071f9\n 8NQsccKRB1Qec4HygOuiJd9yIgCGJcCREZzgFDwr4+Z96hU+xCAWJ8DeM93wnHh8zF47\n HpqQ==", "X-Gm-Message-State": "AOJu0Yzjwkrh4wbaWwL8xW8P68hbZWROmRREK2HhS8jROikHbk43EZLJ\n /WjBlIEVBYXbFeO62U8F2tu8MJGkfHdAfkwNv2hvvd65b3xFtryvduJetjLdMsTOOL806orDVZb\n 3temazwiHWoJWPFG3p71nI6uLg8ZvaUDXkhlwuO0TGb5fgNaSfDEcRIgvtbA74dNbpFWLM8nxoT\n vyzspv6FrF3DaVm+rlF/gAKlIcPOhWylH4gE7Y7+E=", "X-Gm-Gg": "AeBDiesV2/H4PRML1PcqJOmxZi3ApBn7W5T5ceKkU+K9CRL3ODytEjM9qGecfKbFFL5\n l+eX60+p8HhdZxqsURqJSXI45f47R0Mz/sgUIC9/6e5PynBKvkD67pLLDOKPqvXDKNrwEUuaa6e\n vrzXtPPK6nqb7SZmVUVn6zYbS4pj4HpzZ5Bqfqb1lmYJ/rC/VRjk4EaLnsIkN1CRqbBUwvx1Cks\n wGGUS0pQdXsfcLH0inrUkdTl0X7vhuV3YW5+Ujn4ipr1K2T2sTNeFnD4ILqGTulu1ihfGCzsUOA\n 3sglNcIGHAg7s4+mdPYXqysZ8OAvhJovmeu8k/CiOdDuV264t2RU5vWtaUm48S+Zrg559+HP0l3\n oOhy9UR38Vy4OMpfIol7Nx2bLn1H0HrHOJnKY1JpU/RCynwe1y5mWU2kHHTPcy0nhgCe8PSrgPN\n dndIhjnBgexqlC/vcXR0xiSbPfT3pFOXVGCBIF1gfUVC56u/Wouz5mAvKXE5HOvw2mushSgMbL4\n L71iUxOHMWMJyTv99YLuaPHgsE=", "X-Received": "by 2002:a17:90b:4c8e:b0:34c:2db6:578f with SMTP id\n 98e67ed59e1d1-35dc6f6a323mr6888004a91.19.1775134372643;\n Thu, 02 Apr 2026 05:52:52 -0700 (PDT)", "From": "Max Chou <max.chou@sifive.com>", "To": "qemu-devel@nongnu.org,\n\tqemu-riscv@nongnu.org", "Cc": "Palmer Dabbelt <palmer@dabbelt.com>,\n Alistair Francis <alistair.francis@wdc.com>,\n Weiwei Li <liwei1518@gmail.com>,\n Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>,\n Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,\n Chao Liu <chao.liu.zevorn@gmail.com>, Max Chou <max.chou@sifive.com>", "Subject": "[PATCH v6 5/9] target/riscv: Use the tb->cs_base as the extend tb\n flags", "Date": "Thu, 2 Apr 2026 20:52:30 +0800", "Message-ID": "<20260402125234.1371897-6-max.chou@sifive.com>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260402125234.1371897-1-max.chou@sifive.com>", "References": "<20260402125234.1371897-1-max.chou@sifive.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::102a;\n envelope-from=max.chou@sifive.com; helo=mail-pj1-x102a.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "We have more than 32-bits worth of state per TB, so use the\ntb->cs_base, which is otherwise unused for RISC-V, as the extend flag.\n\nReviewed-by: Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>\nReviewed-by: Chao Liu <chao.liu.zevorn@gmail.com>\nSigned-off-by: Max Chou <max.chou@sifive.com>\n---\n include/exec/translation-block.h | 1 +\n target/riscv/cpu.h | 3 +++\n target/riscv/tcg/tcg-cpu.c | 7 ++++++-\n 3 files changed, 10 insertions(+), 1 deletion(-)", "diff": "diff --git a/include/exec/translation-block.h b/include/exec/translation-block.h\nindex 4f83d5bec9..40cc699031 100644\n--- a/include/exec/translation-block.h\n+++ b/include/exec/translation-block.h\n@@ -65,6 +65,7 @@ struct TranslationBlock {\n * arm: an extension of tb->flags,\n * s390x: instruction data for EXECUTE,\n * sparc: the next pc of the instruction queue (for delay slots).\n+ * riscv: an extension of tb->flags,\n */\n uint64_t cs_base;\n \ndiff --git a/target/riscv/cpu.h b/target/riscv/cpu.h\nindex 962cc45073..4c0676ed53 100644\n--- a/target/riscv/cpu.h\n+++ b/target/riscv/cpu.h\n@@ -703,6 +703,9 @@ FIELD(TB_FLAGS, BCFI_ENABLED, 28, 1)\n FIELD(TB_FLAGS, PM_PMM, 29, 2)\n FIELD(TB_FLAGS, PM_SIGNEXTEND, 31, 1)\n \n+FIELD(EXT_TB_FLAGS, MISA_EXT, 0, 32)\n+FIELD(EXT_TB_FLAGS, ALTFMT, 32, 1)\n+\n #ifdef TARGET_RISCV32\n #define riscv_cpu_mxl(env) ((void)(env), MXL_RV32)\n #else\ndiff --git a/target/riscv/tcg/tcg-cpu.c b/target/riscv/tcg/tcg-cpu.c\nindex c4f7da7193..f3f7808895 100644\n--- a/target/riscv/tcg/tcg-cpu.c\n+++ b/target/riscv/tcg/tcg-cpu.c\n@@ -104,6 +104,7 @@ static TCGTBCPUState riscv_get_tb_cpu_state(CPUState *cs)\n RISCVCPU *cpu = env_archcpu(env);\n RISCVExtStatus fs, vs;\n uint32_t flags = 0;\n+ uint64_t ext_flags = 0;\n bool pm_signext = riscv_cpu_virt_mem_enabled(env);\n \n if (cpu->cfg.ext_zve32x) {\n@@ -118,6 +119,7 @@ static TCGTBCPUState riscv_get_tb_cpu_state(CPUState *cs)\n \n /* lmul encoded as in DisasContext::lmul */\n int8_t lmul = sextract32(FIELD_EX64(env->vtype, VTYPE, VLMUL), 0, 3);\n+ uint8_t altfmt = FIELD_EX64(env->vtype, VTYPE, ALTFMT);\n uint32_t vsew = FIELD_EX64(env->vtype, VTYPE, VSEW);\n uint32_t vlmax = vext_get_vlmax(cpu->cfg.vlenb, vsew, lmul);\n uint32_t maxsz = vlmax << vsew;\n@@ -133,6 +135,7 @@ static TCGTBCPUState riscv_get_tb_cpu_state(CPUState *cs)\n flags = FIELD_DP32(flags, TB_FLAGS, VMA,\n FIELD_EX64(env->vtype, VTYPE, VMA));\n flags = FIELD_DP32(flags, TB_FLAGS, VSTART_EQ_ZERO, env->vstart == 0);\n+ ext_flags = FIELD_DP64(ext_flags, EXT_TB_FLAGS, ALTFMT, altfmt);\n } else {\n flags = FIELD_DP32(flags, TB_FLAGS, VILL, 1);\n }\n@@ -189,10 +192,12 @@ static TCGTBCPUState riscv_get_tb_cpu_state(CPUState *cs)\n flags = FIELD_DP32(flags, TB_FLAGS, PM_PMM, riscv_pm_get_pmm(env));\n flags = FIELD_DP32(flags, TB_FLAGS, PM_SIGNEXTEND, pm_signext);\n \n+ ext_flags = FIELD_DP64(ext_flags, EXT_TB_FLAGS, MISA_EXT, env->misa_ext);\n+\n return (TCGTBCPUState){\n .pc = env->xl == MXL_RV32 ? env->pc & UINT32_MAX : env->pc,\n .flags = flags,\n- .cs_base = env->misa_ext,\n+ .cs_base = ext_flags,\n };\n }\n \n", "prefixes": [ "v6", "5/9" ] }