Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2216885/?format=api
{ "id": 2216885, "url": "http://patchwork.ozlabs.org/api/patches/2216885/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260327111700.795099-14-peter.maydell@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260327111700.795099-14-peter.maydell@linaro.org>", "list_archive_url": null, "date": "2026-03-27T11:16:08", "name": "[v2,13/65] hw/intc/arm_gicv5: Add defines for GICv5 architected PPIs", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "68504fe74a17025aa95a519fedfebee910220545", "submitter": { "id": 5111, "url": "http://patchwork.ozlabs.org/api/people/5111/?format=api", "name": "Peter Maydell", "email": "peter.maydell@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260327111700.795099-14-peter.maydell@linaro.org/mbox/", "series": [ { "id": 497750, "url": "http://patchwork.ozlabs.org/api/series/497750/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=497750", "date": "2026-03-27T11:16:25", "name": "arm: Implement an emulation of GICv5 interrupt controller", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/497750/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2216885/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2216885/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=QUlhctwm;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fhyq26pqKz1y1x\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 27 Mar 2026 22:19:58 +1100 (AEDT)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1w65Bw-0006eN-QM; Fri, 27 Mar 2026 07:17:28 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)\n id 1w65Bn-0006Rb-5J\n for qemu-devel@nongnu.org; Fri, 27 Mar 2026 07:17:19 -0400", "from mail-wm1-x334.google.com ([2a00:1450:4864:20::334])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)\n id 1w65Bk-0007rw-6E\n for qemu-devel@nongnu.org; Fri, 27 Mar 2026 07:17:17 -0400", "by mail-wm1-x334.google.com with SMTP id\n 5b1f17b1804b1-486ff3a0fc1so19560845e9.2\n for <qemu-devel@nongnu.org>; Fri, 27 Mar 2026 04:17:15 -0700 (PDT)", "from lanath.. (wildly.archaic.org.uk. [81.2.115.145])\n by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-43b919cf2b2sm15484227f8f.18.2026.03.27.04.17.13\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Fri, 27 Mar 2026 04:17:13 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1774610234; x=1775215034; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=0hk6a1v8L3spC6OyBMcpBGHvcslrItUrS5/6IvS68Vw=;\n b=QUlhctwmiwAj5MlUVWsA0VMz1ytCYF7MRg8L25ZFaufhHdTfjBzpz0COl4wrMWzVhv\n 77bjrALIomQ7KLwkO2snBK6/Fy0pZMcZaR7kFECZpIFH/KBckUkr52DcS0ov/nnge8Kr\n QVX6NmgKnl69EDMLwqaN0p2MZV+M1AWYRYZi+aPyAO7GxnAHDBhTlXbMuc+PLHUaZHl6\n vuXKdi62kBk+m/pGpKo5b3HmzEngcaJ+9jYAUXcVFLIieEDwQB81rBWfQgzkTNz611Im\n qnwhRN5SZcvnQjjD5HNDw4FOTXkZxMgNy31FWRX9HNreuRwfy6tVoEK7HYHOpkzlKs+I\n vUDg==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1774610234; x=1775215034;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=0hk6a1v8L3spC6OyBMcpBGHvcslrItUrS5/6IvS68Vw=;\n b=eATDuOJOMbh89RFyofKfGiPzDscLR88dBO2jtuXvyJGSMW3NvyyeOTii93ncBXVCkn\n jAga5wUbcVS8BPZMkxxXeZM579KE6wM8ljcgTjOEq8vfLZEEmUBNkNy6DzQkwsG3rOra\n x+/3FRCQKXKQym1V6BCiQ3xg4pxNcoK2aOwIOmT3uNhEUxvj9RhC7RdB47x66hMAwZ/F\n pUo6QJaRN8jOw/I7qckerdmHNDNviL3vHPfL0JFbWQr9nhYAwRxcRghgIR7J2ppUN0U+\n oacd6bnDu0/jbVM7AsdF65aLMQIxplFH0j60LW4NeCaq66yEs0KnkOpMd5+qJU3OyzQm\n 8dug==", "X-Forwarded-Encrypted": "i=1;\n AJvYcCWVWslB4xp3WmKFFe/ZWf3SdrZGWDt7V5mCz3ouFUFqiNOpb5IqckEVGBPovtN+6264J/aLmokn3k8H@nongnu.org", "X-Gm-Message-State": "AOJu0YzUFzPycG1iZf0ou3ZHeUboU5/S74qKyajk0nxWotytpYC7V3e6\n Tdy4KWd7BvLYlEhbwhJN1ft9FEyyoJlXWWnGxAVaylh0toC9r0rJKf76MEAftUFem9mUu/oyORQ\n EGA6HqD0=", "X-Gm-Gg": "ATEYQzy/YvbICqYHmjHi5ORBeUiGHRTh7sBjwe2nc/WclXgEZy8e6V3zNPyyvQPmPPl\n IWTG1vjHOK3JQWUxTpyWZiwiityDUr9ZEaR5CIZ5vgTxjdVmOGwqHBwbGG1RTPtMDt+k19nHezk\n IOs6CU7iAOsV7bisllF4cXxBucheCz6CrVUGOyMMP68G778tNafXmBe1Khy4cXyj5oW3+rVeSp5\n DoMrKlJ1n6egKrcGLWwbl1TB5Zaecv8ZK4eyoJykYFV/3D9kktJ8yEJ7Itue4ctua3Slixa3rAI\n 3Fy2GHJs4z5cqAu2ZhfJ9JwS98xi1Mrauo+d2GyisEBVAacH9jU8G/MWlALDe0NJqL6YRrL0vii\n silzl5etCXCyAvrxGod/Ibt+wOghFj8P9UUx9lbw6p5EUYoAjiAl1YT+7IoNy2W2ne+Oh8+kSEz\n Q+2xdZlobJk/s/U2Zy6zmJvtuKE5zxFEStYmK7YycXHZW3D6nUkuM9vyk7c7wm0kssevOMbiNwk\n yrmsfmjwKyw4ZVBb9U+uZ48mKrXXCinnmsLPlsG4g==", "X-Received": "by 2002:a05:600c:8207:b0:480:4a8f:2d5c with SMTP id\n 5b1f17b1804b1-48727ee4444mr34500275e9.29.1774610234518;\n Fri, 27 Mar 2026 04:17:14 -0700 (PDT)", "From": "Peter Maydell <peter.maydell@linaro.org>", "To": "qemu-arm@nongnu.org,\n\tqemu-devel@nongnu.org", "Cc": "Jonathan Cameron <jonathan.cameron@huawei.com>", "Subject": "[PATCH v2 13/65] hw/intc/arm_gicv5: Add defines for GICv5 architected\n PPIs", "Date": "Fri, 27 Mar 2026 11:16:08 +0000", "Message-ID": "<20260327111700.795099-14-peter.maydell@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260327111700.795099-1-peter.maydell@linaro.org>", "References": "<20260327111700.795099-1-peter.maydell@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2a00:1450:4864:20::334;\n envelope-from=peter.maydell@linaro.org; helo=mail-wm1-x334.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "The GICv5 defines architected numbers for the PPI sources like the\ngeneric timer and the PMU; these are different from the ones\ntraditionally used by GICv2 and GICv3. Add defines for them.\n\nSigned-off-by: Peter Maydell <peter.maydell@linaro.org>\nReviewed-by: Jonathan Cameron <jonathan.cameron@huawei.com>\n---\n include/hw/intc/arm_gicv5_types.h | 20 ++++++++++++++++++++\n 1 file changed, 20 insertions(+)", "diff": "diff --git a/include/hw/intc/arm_gicv5_types.h b/include/hw/intc/arm_gicv5_types.h\nindex 49dc1d6e95..7d23752ece 100644\n--- a/include/hw/intc/arm_gicv5_types.h\n+++ b/include/hw/intc/arm_gicv5_types.h\n@@ -25,4 +25,24 @@ typedef enum GICv5Domain {\n \n #define NUM_GICV5_DOMAINS 4\n \n+/* Architected GICv5 PPIs (as listed in R_XDVCM) */\n+#define GICV5_PPI_S_DB_PPI 0\n+#define GICV5_PPI_RL_DB_PPI 1\n+#define GICV5_PPI_NS_DB_PPI 2\n+#define GICV5_PPI_SW_PPI 3\n+#define GICV5_PPI_HACDBSIRQ 15\n+#define GICV5_PPI_CNTHVS 19\n+#define GICV5_PPI_CNTHPS 20\n+#define GICV5_PPI_PMBIRQ 21\n+#define GICV5_PPI_COMMIRQ 22\n+#define GICV5_PPI_PMUIRQ 23\n+#define GICV5_PPI_CTIIRQ 24\n+#define GICV5_PPI_GICMNT 25\n+#define GICV5_PPI_CNTHP 26\n+#define GICV5_PPI_CNTV 27\n+#define GICV5_PPI_CNTHV 28\n+#define GICV5_PPI_CNTPS 29\n+#define GICV5_PPI_CNTP 30\n+#define GICV5_PPI_TRBIRQ 31\n+\n #endif\n", "prefixes": [ "v2", "13/65" ] }