Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2216876/?format=api
{ "id": 2216876, "url": "http://patchwork.ozlabs.org/api/patches/2216876/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260327111700.795099-39-peter.maydell@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260327111700.795099-39-peter.maydell@linaro.org>", "list_archive_url": null, "date": "2026-03-27T11:16:33", "name": "[v2,38/65] target/arm: GICv5 cpuif: Implement PPI pending status registers", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "9b4226933bbe3b169959b2541c3c2cbf6d973e16", "submitter": { "id": 5111, "url": "http://patchwork.ozlabs.org/api/people/5111/?format=api", "name": "Peter Maydell", "email": "peter.maydell@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260327111700.795099-39-peter.maydell@linaro.org/mbox/", "series": [ { "id": 497750, "url": "http://patchwork.ozlabs.org/api/series/497750/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=497750", "date": "2026-03-27T11:16:25", "name": "arm: Implement an emulation of GICv5 interrupt controller", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/497750/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2216876/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2216876/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=maJExtiX;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fhynP52qgz1y1x\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 27 Mar 2026 22:18:33 +1100 (AEDT)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1w65CC-00070q-8S; Fri, 27 Mar 2026 07:17:44 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)\n id 1w65CA-0006yu-Ed\n for qemu-devel@nongnu.org; Fri, 27 Mar 2026 07:17:42 -0400", "from mail-wr1-x434.google.com ([2a00:1450:4864:20::434])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)\n id 1w65C8-0008DE-Ib\n for qemu-devel@nongnu.org; Fri, 27 Mar 2026 07:17:42 -0400", "by mail-wr1-x434.google.com with SMTP id\n ffacd0b85a97d-439b2965d4bso1506874f8f.2\n for <qemu-devel@nongnu.org>; Fri, 27 Mar 2026 04:17:39 -0700 (PDT)", "from lanath.. (wildly.archaic.org.uk. [81.2.115.145])\n by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-43b919cf2b2sm15484227f8f.18.2026.03.27.04.17.37\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Fri, 27 Mar 2026 04:17:37 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1774610258; x=1775215058; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=62e2nWfA5UikkCDTdbvEyXi6vb3nI0AfG+OjttEGIxs=;\n b=maJExtiXHHPD2dnugJGFKFyTEEdfvf7qtHCKFRYiBe1gM2MltJt74HYutGAswTiNkz\n lgSGKYG/6Q9Vij+xtjz6leS15nhfzEBIUOIFLOgu0zBtYCsC5FW4WShhPiefMxUJwCSB\n KojC/g9sfUQbnyxWFH7B1KdnzRr65hxPvTxN5aEomJkIX4HMk4fAWWY8Z9pX/zJbWntg\n EaFTNjq2w4UC74pZLEtD30NATJEGmCTKcxZs89FHeo73AcxJimDTP/7PnyR2YPaoHjDM\n D1fRL1ibmONj7hKfR7TLqYaYCQ2ngSVTBaNX/pXSeouhTE6njYrDttmrX5JtpAlL5X0D\n tpDw==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1774610258; x=1775215058;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=62e2nWfA5UikkCDTdbvEyXi6vb3nI0AfG+OjttEGIxs=;\n b=bv9cHgWLmQGH4/DESREEdtyGe/XzAo6HHRD0Gkqf9pFBMpOm1VJPMF8rWICUYyELMx\n Cdcl2tZagI6YxHOpMR9xfe/vxXTzz6Y4qekwiKMGAaNyYsIKMNPuNTZ5jlg77bfOPtWf\n 2nnW3WmzfZe45p94iGae++EeRhCNXxvmcfBimiGyaOzEI/yifbl4ZhfUuafPBzdTrJwt\n Xsh5WGQSgvxgA5VaRBiJsd1vLTjsXFZnys4O+q+CP8j/jvEIfRjt4c2DV/LV+9JLKDOg\n JvZkI0NZ0RTJXllU29aPI6S0vLmrynnXVyqqpDnredLO9QVGjxTIPttIfmh8IKJmG7fh\n Ctsg==", "X-Forwarded-Encrypted": "i=1;\n AJvYcCWKxB6xC8Puz9vbPSqb+R6gJi4ASU0QEUDoH0OT3GSuqYJhIUcMDNg3xETQVw6QQpRsC92Y6Epgnrkf@nongnu.org", "X-Gm-Message-State": "AOJu0YzgeYCkS4/9VILFAk7ANj3cI2sk/n4+pW6Vovp2qOsUERRMFJey\n oLufW4C5q1HYJpoOkMQlCpZYH0oK29m3zUK9ps3Q9YQr+wj+nRBzJscQryGVph8kQRw=", "X-Gm-Gg": "ATEYQzxveZXZgupnDZBn6XTSOLRy34KAgnIFVbNIm/RuwUPrX2Sjyei2oegMTA/9snV\n WB/xMugFY/dD/hqAWBDO53mP321J3wBbi96T/WcGOdTsbtAAfXPpdIv+kSI4JU8r00tAyNRgVYq\n h86L5hnXld+o522xYd2pcbyS9JwM42NkfNBOI+g20M6pE1WKs1ytlpupm6FRTlGEaoH2Kf+vK5M\n w6HO/4MxTTiiQk3XZ+Zmi06UgQ+lcmAx6Ha82F4tc0r3Oo+spnAkKucUbDnOR5+JeUYaQSP+KCx\n yOunhaCOMPXBERlI6M3VVGABzb3Z0/IUfwSuK+F3oZ3gT1ByULsKUUqvvIAAOS+y3s5KzHcNvhL\n 8+u2ocFvk27axUscKF6Im27PfBIw0ViATvQ8XB4jDQewzrnP3FffnqNNh7XnJg5mwVComCm/nSF\n kTt50U57CtnTtKeSIbroIPNcOPlwyAdyvJSbsendQcmB213dn8rJMn0Y6Qpo+zX250nLXOvbC/e\n X5Uaz6MOhQSZ5+Azdi2R6ymNpt8oKg=", "X-Received": "by 2002:a05:6000:2409:b0:43b:4ef0:e13 with SMTP id\n ffacd0b85a97d-43b9e9e8225mr3079631f8f.12.1774610258405;\n Fri, 27 Mar 2026 04:17:38 -0700 (PDT)", "From": "Peter Maydell <peter.maydell@linaro.org>", "To": "qemu-arm@nongnu.org,\n\tqemu-devel@nongnu.org", "Cc": "Jonathan Cameron <jonathan.cameron@huawei.com>", "Subject": "[PATCH v2 38/65] target/arm: GICv5 cpuif: Implement PPI pending\n status registers", "Date": "Fri, 27 Mar 2026 11:16:33 +0000", "Message-ID": "<20260327111700.795099-39-peter.maydell@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260327111700.795099-1-peter.maydell@linaro.org>", "References": "<20260327111700.795099-1-peter.maydell@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2a00:1450:4864:20::434;\n envelope-from=peter.maydell@linaro.org; helo=mail-wr1-x434.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "The GICv5 PPI pending status is handled by two registers, one of\nwhich is write-1-to-set and one of which is write-1-to-clear. The\npending state is read-only for PPIs where the handling mode is Edge.\n\nSigned-off-by: Peter Maydell <peter.maydell@linaro.org>\nReviewed-by: Jonathan Cameron <jonathan.cameron@huawei.com>\n---\n target/arm/cpu.h | 1 +\n target/arm/tcg/gicv5-cpuif.c | 44 ++++++++++++++++++++++++++++++++++++\n 2 files changed, 45 insertions(+)", "diff": "diff --git a/target/arm/cpu.h b/target/arm/cpu.h\nindex 4574f7005d..980abda3ca 100644\n--- a/target/arm/cpu.h\n+++ b/target/arm/cpu.h\n@@ -606,6 +606,7 @@ typedef struct CPUArchState {\n /* Most PPI registers have 1 bit per PPI, so 64 PPIs to a register */\n uint64_t ppi_active[GICV5_NUM_PPIS / 64];\n uint64_t ppi_hm[GICV5_NUM_PPIS / 64];\n+ uint64_t ppi_pend[GICV5_NUM_PPIS / 64];\n } gicv5_cpuif;\n \n struct {\ndiff --git a/target/arm/tcg/gicv5-cpuif.c b/target/arm/tcg/gicv5-cpuif.c\nindex e65bd56b3d..ee97d98d7e 100644\n--- a/target/arm/tcg/gicv5-cpuif.c\n+++ b/target/arm/tcg/gicv5-cpuif.c\n@@ -199,6 +199,26 @@ static void gic_ppi_sactive_write(CPUARMState *env, const ARMCPRegInfo *ri,\n raw_write(env, ri, old | value);\n }\n \n+static void gic_ppi_cpend_write(CPUARMState *env, const ARMCPRegInfo *ri,\n+ uint64_t value)\n+{\n+ uint64_t old = raw_read(env, ri);\n+ /* If ICC_PPI_HMR_EL1[n].HM is 1, PEND bits are RO */\n+ uint64_t hm = env->gicv5_cpuif.ppi_hm[ri->opc2 & 1];\n+ value &= ~hm;\n+ raw_write(env, ri, old & ~value);\n+}\n+\n+static void gic_ppi_spend_write(CPUARMState *env, const ARMCPRegInfo *ri,\n+ uint64_t value)\n+{\n+ uint64_t old = raw_read(env, ri);\n+ /* If ICC_PPI_HMR_EL1[n].HM is 1, PEND bits are RO */\n+ uint64_t hm = env->gicv5_cpuif.ppi_hm[ri->opc2 & 1];\n+ value &= ~hm;\n+ raw_write(env, ri, old | value);\n+}\n+\n static const ARMCPRegInfo gicv5_cpuif_reginfo[] = {\n /*\n * Barrier: wait until the effects of a cpuif system register\n@@ -314,6 +334,30 @@ static const ARMCPRegInfo gicv5_cpuif_reginfo[] = {\n .fieldoffset = offsetof(CPUARMState, gicv5_cpuif.ppi_hm[1]),\n .resetvalue = PPI_HMR1_RESET,\n },\n+ { .name = \"ICC_PPI_CPENDR0_EL1\", .state = ARM_CP_STATE_AA64,\n+ .opc0 = 3, .opc1 = 0, .crn = 12, .crm = 13, .opc2 = 4,\n+ .access = PL1_RW, .type = ARM_CP_ALIAS | ARM_CP_IO | ARM_CP_NO_RAW,\n+ .fieldoffset = offsetof(CPUARMState, gicv5_cpuif.ppi_pend[0]),\n+ .writefn = gic_ppi_cpend_write,\n+ },\n+ { .name = \"ICC_PPI_CPENDR1_EL1\", .state = ARM_CP_STATE_AA64,\n+ .opc0 = 3, .opc1 = 0, .crn = 12, .crm = 13, .opc2 = 5,\n+ .access = PL1_RW, .type = ARM_CP_ALIAS | ARM_CP_IO | ARM_CP_NO_RAW,\n+ .fieldoffset = offsetof(CPUARMState, gicv5_cpuif.ppi_pend[1]),\n+ .writefn = gic_ppi_cpend_write,\n+ },\n+ { .name = \"ICC_PPI_SPENDR0_EL1\", .state = ARM_CP_STATE_AA64,\n+ .opc0 = 3, .opc1 = 0, .crn = 12, .crm = 13, .opc2 = 6,\n+ .access = PL1_RW, .type = ARM_CP_IO | ARM_CP_NO_RAW,\n+ .fieldoffset = offsetof(CPUARMState, gicv5_cpuif.ppi_pend[0]),\n+ .writefn = gic_ppi_spend_write,\n+ },\n+ { .name = \"ICC_PPI_SPENDR0_EL1\", .state = ARM_CP_STATE_AA64,\n+ .opc0 = 3, .opc1 = 0, .crn = 12, .crm = 13, .opc2 = 7,\n+ .access = PL1_RW, .type = ARM_CP_IO | ARM_CP_NO_RAW,\n+ .fieldoffset = offsetof(CPUARMState, gicv5_cpuif.ppi_pend[1]),\n+ .writefn = gic_ppi_spend_write,\n+ },\n };\n \n void define_gicv5_cpuif_regs(ARMCPU *cpu)\n", "prefixes": [ "v2", "38/65" ] }