get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/2216869/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2216869,
    "url": "http://patchwork.ozlabs.org/api/patches/2216869/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260327111700.795099-31-peter.maydell@linaro.org/",
    "project": {
        "id": 14,
        "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api",
        "name": "QEMU Development",
        "link_name": "qemu-devel",
        "list_id": "qemu-devel.nongnu.org",
        "list_email": "qemu-devel@nongnu.org",
        "web_url": "",
        "scm_url": "",
        "webscm_url": "",
        "list_archive_url": "",
        "list_archive_url_format": "",
        "commit_url_format": ""
    },
    "msgid": "<20260327111700.795099-31-peter.maydell@linaro.org>",
    "list_archive_url": null,
    "date": "2026-03-27T11:16:25",
    "name": "[v2,30/65] hw/intc/arm_gicv5: Implement IRS_SYNCR and IRS_SYNC_STATUSR",
    "commit_ref": null,
    "pull_url": null,
    "state": "new",
    "archived": false,
    "hash": "af38ac904e3822bdd12c262e80ad36876f39f726",
    "submitter": {
        "id": 5111,
        "url": "http://patchwork.ozlabs.org/api/people/5111/?format=api",
        "name": "Peter Maydell",
        "email": "peter.maydell@linaro.org"
    },
    "delegate": null,
    "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260327111700.795099-31-peter.maydell@linaro.org/mbox/",
    "series": [
        {
            "id": 497750,
            "url": "http://patchwork.ozlabs.org/api/series/497750/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=497750",
            "date": "2026-03-27T11:16:25",
            "name": "arm: Implement an emulation of GICv5 interrupt controller",
            "version": 2,
            "mbox": "http://patchwork.ozlabs.org/series/497750/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/2216869/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/2216869/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>",
        "X-Original-To": "incoming@patchwork.ozlabs.org",
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=gZws7ldr;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"
        ],
        "Received": [
            "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fhymf1fGnz1y1x\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 27 Mar 2026 22:17:54 +1100 (AEDT)",
            "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1w65C5-0006pc-0M; Fri, 27 Mar 2026 07:17:37 -0400",
            "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)\n id 1w65C2-0006m4-4h\n for qemu-devel@nongnu.org; Fri, 27 Mar 2026 07:17:34 -0400",
            "from mail-wm1-x335.google.com ([2a00:1450:4864:20::335])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)\n id 1w65C0-00081i-62\n for qemu-devel@nongnu.org; Fri, 27 Mar 2026 07:17:33 -0400",
            "by mail-wm1-x335.google.com with SMTP id\n 5b1f17b1804b1-486fb14227cso24721295e9.3\n for <qemu-devel@nongnu.org>; Fri, 27 Mar 2026 04:17:31 -0700 (PDT)",
            "from lanath.. (wildly.archaic.org.uk. [81.2.115.145])\n by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-43b919cf2b2sm15484227f8f.18.2026.03.27.04.17.29\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Fri, 27 Mar 2026 04:17:29 -0700 (PDT)"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1774610251; x=1775215051; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=xoRGta1aZeQteYUJwBZiFNsYjMFLQaWe8l3517JXolw=;\n b=gZws7ldrZOgt/fiKrjUZTsOBGyzFv+j0h4B/rleILE/svzuv8Yj2+xXE4uUMkw0fC1\n HvdX45hHQsGqT9TNMqDQxx0vm/H6mc8tF7m4iXOTmwoGDpDM4DjTpywguFc0LSl8/gwc\n WqxFdVkwsfQzJc4U31wJOuhu0Qa2OzZecQDEgRP+zWAs/yYYnZmkIfEL2IPWu/6XPAy8\n lj02SmRisptogSZf14xdiVa6O5fzvzoRE8irX6nVxlOiqYztJP4XynY2VTpdRXfog0I+\n dqE1u/31hA3Lo4L9jFyWW5QvZ4fMGN7yarhXaepKKPfvpCxhkmytwbcPanOmwUZL/fVD\n OAfA==",
        "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1774610251; x=1775215051;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=xoRGta1aZeQteYUJwBZiFNsYjMFLQaWe8l3517JXolw=;\n b=dvAwHQYj7PI8ykfDH+FkDQR/K4JHB39qf+IXwdqTojMrw3jIz85eTYSxKSv76mIXE4\n Tdp/EF474G2+HXex7ojyPmf2Ubltjq8qAuZZ6iWaBs3zYF4KkxzLuGt067W7qfke5Zu4\n 9+XmTPoTZmoJm1TyGHXJvucC2tpa7jX6lSR6Gn/3ji+NfyWNvKEmoBQ7nEvzgyYL3mlb\n mf2z1tc1jspHsP6ZxHdcAvdKxFqA2AgNoDhyE6VLzhEo/AH1HMxfrr4NmYIJvEZf7+AP\n 33TVI0M3DAYkmK6lvSRaPS2ADYE4OwYuRTY8TkqwK92Nc5EPjWryyWYJnJzAEQQ7akAN\n cS4A==",
        "X-Forwarded-Encrypted": "i=1;\n AJvYcCXVoZqRZkFXXKm0MeEgCEQvc2FSobxX6Dbye4CKaBa3/Am/23oFSrwTHIbTLc7Iqx1J/37gBm0Wpn6+@nongnu.org",
        "X-Gm-Message-State": "AOJu0Yw1jebvqD8BzKv01d21fV8rQlGEQg9E1TomWGBlr5EB8nKBh/VS\n IG48OOgTQt3i0smN+b15IuYWqWBwH71te0YjJXvUu2B+8ZekqmDWVpcMUkErhLiOSuI=",
        "X-Gm-Gg": "ATEYQzyzXNNILLP62jtf7560R7jiUQooRllLfmqCMehHmOGOU00TXDU91IrH6392tLS\n OGJ4SRtigma4sZF+xcLHno8i5wt7doviNn4ZP3jbLvY3ITKtyj/nEHq6ne17sbQte0k2qSGxyzE\n zfaGXLijGWRWXxGRWw8UXYuOp9bjH6ChlJ2pS+Er8zttjzHdzMtS019wKMqTMNc/OHpKBS4OcP8\n ahvQkAkGLZ+XR4dbEthKx0E12mOkg49uG2kTSVer/iW9vBaS6dWr+ZUp4z9EHNGAUvxApiFbaMV\n TBi0PZ0/kxu8zQfDDwhw+h84x6ttxwG3NCog5s9Q2V+hzlCTZS02y0rIwL1OIaEyqnUn0wnLFyz\n LnTqMaYtS32OumhoxsqtBojEeIwVX8CITmBDq+VS0pA4D3jv/6exmR9c9Yq7/f60qe9rbXih7Tu\n G2gV3+mfqHFj0lfnpJyZPIbE/wEmxv54XMQkx6yl5KF3MpBhDLbJC7w/k4hOeoVQqaRQfrL/mnB\n 47VsvoRXU8efqh092c7nXpKj3D1J9s=",
        "X-Received": "by 2002:a05:600c:1e8c:b0:485:304a:58cd with SMTP id\n 5b1f17b1804b1-48727d5a25dmr34381805e9.4.1774610250547;\n Fri, 27 Mar 2026 04:17:30 -0700 (PDT)",
        "From": "Peter Maydell <peter.maydell@linaro.org>",
        "To": "qemu-arm@nongnu.org,\n\tqemu-devel@nongnu.org",
        "Cc": "Jonathan Cameron <jonathan.cameron@huawei.com>",
        "Subject": "[PATCH v2 30/65] hw/intc/arm_gicv5: Implement IRS_SYNCR and\n IRS_SYNC_STATUSR",
        "Date": "Fri, 27 Mar 2026 11:16:25 +0000",
        "Message-ID": "<20260327111700.795099-31-peter.maydell@linaro.org>",
        "X-Mailer": "git-send-email 2.43.0",
        "In-Reply-To": "<20260327111700.795099-1-peter.maydell@linaro.org>",
        "References": "<20260327111700.795099-1-peter.maydell@linaro.org>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Received-SPF": "pass client-ip=2a00:1450:4864:20::335;\n envelope-from=peter.maydell@linaro.org; helo=mail-wm1-x335.google.com",
        "X-Spam_score_int": "-20",
        "X-Spam_score": "-2.1",
        "X-Spam_bar": "--",
        "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no",
        "X-Spam_action": "no action",
        "X-BeenThere": "qemu-devel@nongnu.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "qemu development <qemu-devel.nongnu.org>",
        "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>",
        "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>",
        "List-Post": "<mailto:qemu-devel@nongnu.org>",
        "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>",
        "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>",
        "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org",
        "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"
    },
    "content": "The IRS_SYNCR register is used by software to request synchronization\nof interrupt events.  This means that in-flight interrupt events are\nguaranteed to have been delivered.\n\nSince QEMU's implementation is entirely synchronous, syncs are a\nno-op for us.  This means we can ignore writes to IRS_SYNCR and\nalways report \"sync complete\" via the IDLE bit in IRS_SYNC_STATUSR.\n\nSigned-off-by: Peter Maydell <peter.maydell@linaro.org>\nReviewed-by: Jonathan Cameron <jonathan.cameron@huawei.com>\n---\n hw/intc/arm_gicv5.c | 7 +++++++\n 1 file changed, 7 insertions(+)",
    "diff": "diff --git a/hw/intc/arm_gicv5.c b/hw/intc/arm_gicv5.c\nindex 3f397d9115..7b0d9e16c4 100644\n--- a/hw/intc/arm_gicv5.c\n+++ b/hw/intc/arm_gicv5.c\n@@ -1087,6 +1087,10 @@ static bool config_readl(GICv5 *s, GICv5Domain domain, hwaddr offset,\n     case A_IRS_CR1:\n         *data = cs->irs_cr1[domain];\n         return true;\n+    case A_IRS_SYNC_STATUSR:\n+        /* Sync is a no-op for QEMU: we are always IDLE */\n+        *data = R_IRS_SYNC_STATUSR_IDLE_MASK;\n+        return true;\n     }\n \n     return false;\n@@ -1172,6 +1176,9 @@ static bool config_writel(GICv5 *s, GICv5Domain domain, hwaddr offset,\n     case A_IRS_CR1:\n         cs->irs_cr1[domain] = data;\n         return true;\n+    case A_IRS_SYNCR:\n+        /* Sync is a no-op for QEMU: ignore write */\n+        return true;\n     }\n \n     return false;\n",
    "prefixes": [
        "v2",
        "30/65"
    ]
}