Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2215568/?format=api
{ "id": 2215568, "url": "http://patchwork.ozlabs.org/api/patches/2215568/?format=api", "web_url": "http://patchwork.ozlabs.org/project/glibc/patch/20260324191707.3676629-2-sajan.karumanchi@amd.com/", "project": { "id": 41, "url": "http://patchwork.ozlabs.org/api/projects/41/?format=api", "name": "GNU C Library", "link_name": "glibc", "list_id": "libc-alpha.sourceware.org", "list_email": "libc-alpha@sourceware.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260324191707.3676629-2-sajan.karumanchi@amd.com>", "list_archive_url": null, "date": "2026-03-24T19:17:07", "name": "[v2,1/1] x86_64: Prefer EVEX512 code-path on AMD Zen5 CPUs", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "25f631afbcce95f6a3df3b3de1d958a3c2157786", "submitter": { "id": 79912, "url": "http://patchwork.ozlabs.org/api/people/79912/?format=api", "name": "Sajan Karumanchi", "email": "sajan.karumanchi@gmail.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/glibc/patch/20260324191707.3676629-2-sajan.karumanchi@amd.com/mbox/", "series": [ { "id": 497334, "url": "http://patchwork.ozlabs.org/api/series/497334/?format=api", "web_url": "http://patchwork.ozlabs.org/project/glibc/list/?series=497334", "date": "2026-03-24T19:17:06", "name": "x86_64: Prefer EVEX512 code-path on AMD Zen5 CPUs", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/497334/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2215568/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2215568/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<libc-alpha-bounces~incoming=patchwork.ozlabs.org@sourceware.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "libc-alpha@sourceware.org" ], "Delivered-To": [ "patchwork-incoming@legolas.ozlabs.org", "libc-alpha@sourceware.org" ], "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=E+66mZP9;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=sourceware.org\n (client-ip=38.145.34.32; helo=vm01.sourceware.org;\n envelope-from=libc-alpha-bounces~incoming=patchwork.ozlabs.org@sourceware.org;\n receiver=patchwork.ozlabs.org)", "sourceware.org;\n\tdkim=pass (2048-bit key,\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=E+66mZP9", "sourceware.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com", "sourceware.org; spf=pass smtp.mailfrom=gmail.com", "server2.sourceware.org;\n arc=none smtp.remote-ip=2607:f8b0:4864:20::633" ], "Received": [ "from vm01.sourceware.org (vm01.sourceware.org [38.145.34.32])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fgKfz71hZz1y1G\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 25 Mar 2026 06:22:19 +1100 (AEDT)", "from vm01.sourceware.org (localhost [127.0.0.1])\n\tby sourceware.org (Postfix) with ESMTP id 6EFF84B9DB69\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 24 Mar 2026 19:22:17 +0000 (GMT)", "from mail-pl1-x633.google.com (mail-pl1-x633.google.com\n [IPv6:2607:f8b0:4864:20::633])\n by sourceware.org (Postfix) with ESMTPS id 6C7214BB3BF0\n for <libc-alpha@sourceware.org>; Tue, 24 Mar 2026 19:21:04 +0000 (GMT)", "by mail-pl1-x633.google.com with SMTP id\n d9443c01a7336-2a9296b3926so13459755ad.1\n for <libc-alpha@sourceware.org>; Tue, 24 Mar 2026 12:21:04 -0700 (PDT)", "from aocl-turin-01-9e82.amd.com ([165.204.156.251])\n by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b0aefd07c2sm11393005ad.31.2026.03.24.12.21.00\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 24 Mar 2026 12:21:02 -0700 (PDT)" ], "DKIM-Filter": [ "OpenDKIM Filter v2.11.0 sourceware.org 6EFF84B9DB69", "OpenDKIM Filter v2.11.0 sourceware.org 6C7214BB3BF0" ], "DMARC-Filter": "OpenDMARC Filter v1.4.2 sourceware.org 6C7214BB3BF0", "ARC-Filter": "OpenARC Filter v1.0.0 sourceware.org 6C7214BB3BF0", "ARC-Seal": "i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1774380064; cv=none;\n b=Iu8PFK9+DAD3QTfpfsZBBJ9Lu7zibTJzsCiZBICOnuPbJxkCp6Wtd1Q5cv0fRZOAfG03ZE7prZhtOWcbSQbvjD4k/PEs+R7GNaq9c3LEjnsFkjhesDsC393DxJ/s33I2UOUmZvnR40SwiO7qX2K6hT3YSDz6ka0KQWJsoIB1jD4=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=sourceware.org; s=key;\n t=1774380064; c=relaxed/simple;\n bh=QJdLXYur0QtludfgSm1QaqFTUFzV2vM09k/rFl2poZE=;\n h=DKIM-Signature:From:To:Subject:Date:Message-Id:MIME-Version;\n b=Ax9dl1WIEvtUJIeUToEdH/mgZBwf7VrGpC+diYpKWNkMFtcwySbVAJZnCmE0Js3sTkEVV4+FIdCHG/9D7Hsyt24w74pm4ZlyJ8HpKoS2S7zmYkvC7JTpmW/vzdcKZ4AZkzz2CcodJdEL1L7gYrEtpDXizi7z9Z8ok0Wqw0TtLz8=", "ARC-Authentication-Results": "i=1; server2.sourceware.org", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1774380063; x=1774984863; darn=sourceware.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=V2RtUYl9xxyIKDoUu8ZlJLrO5vOQYY3DtIQl3vf2P58=;\n b=E+66mZP9zfMq8+vvWVkwlGqEk3SXFS9x+AwAeRNJwdSQNOzuebO4BXZ0G1WywlZcS8\n tYHHwb3FV4PYB4pJaIbcS+ISIrVtwW5sUDT7lyD83HJLkftBCBBDxGwEzFRetpCeIwx8\n uD3SvAhcfedr0F9mDdtDlZV2Gz9NGd15tNNjOBtK2ghCEILY7qbmpZctWwThikMw7QG0\n fhqz9XXGvo8NsReeuGFAx+Fi1TX5We9VgUcB3rAH0NOIEk/P989cEOkdp/ac0jCwAEwJ\n qvRa/2muCZolNdWyBHW4pYxKNpBLMIJMMRcLmLEMlZejTg9JpQiS9Y/MkIbBZwuT05cM\n P8Ng==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1774380063; x=1774984863;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=V2RtUYl9xxyIKDoUu8ZlJLrO5vOQYY3DtIQl3vf2P58=;\n b=OOlSJ9rWycwMMGHd7wkWjh1zglzUamfqulKxg2nb/SRzsxJmBITfSIDaLcJSNWHdx+\n uRfyGP9KxNkoFXeOaSwWuic4JF6PYV1EWZGlE3JLbRzqiiP/xqD8yMhoGqlQNyOjGkNx\n XEFBKShWhzd3ENPU0/CeZzXvxnFs66IRvN/PS3di17NhUBIcBeYv5ZdNDRt+dOU7bEEh\n OScNiEgIWoh+lf1JJq5wzAqcVfBcQAB9zDLpok6vgyAbyyK/A9S0o7fbU7fFVRJ94C66\n qAe5ns9dPetz6l8pDSVokiQ6EJrWmlfmx9yL2rzIPXxg3jrhFH1TuaOey4OaNgKO26bI\n uuAw==", "X-Gm-Message-State": "AOJu0YwLJKschpsFsRU65q2D/Plz22YDvc9aGMkMUvFKvwtkQavBTfS5\n Gue0QidBytCVr638pcm1fpupFhqpsgo7IhJDLJz2u6LEwde9QugRIHqECbWLJ5pI", "X-Gm-Gg": "ATEYQzz6Zq/kPPUMntXXSQ8X+bclboQfHPJlQ9o06EeeMmjRI8Hx02NkrNwlq2EF3CC\n 8kkbdZ6usBrvLZ5QPuOq1FsOsn7aJ5HEvDN9RvIeADUBpU//v85TvpIGBmNgkjP4S6kbETmm2UW\n soksyaGv7SVaL98wVybN373hN/AVm33osVrZGBf5SQYJmCRn3ixGEG0zbaOUx3wQXJOBlNEivPW\n JawLCAsoVkx55ApFUw+B1an5TWFsTD3NvtghHWM5iMfhUVYWXMNF6E5TITbHPThVp1BhGGkWLC4\n s52T47ltXO8PFJuV+mrMGJO0ZdZXJALql7QViMSqiwZfl2+Ow61hmv3ui97bbCZn4SGntzsnR5O\n 55qP+/OOVVEc1oEv+BXH1DXaMj4lUZJ+zC2gxQglr0ILQMcPWVEMHrMwzXluReVg6hVELNksBni\n rdfC68b4/UA3S/hbkEfzjV59BA+Iz2a1yF3HDwiEzAvKjO9uqWsA==", "X-Received": "by 2002:a17:902:ea05:b0:2b0:5be9:f423 with SMTP id\n d9443c01a7336-2b0b0b1617dmr7837325ad.43.1774380062890;\n Tue, 24 Mar 2026 12:21:02 -0700 (PDT)", "From": "Sajan Karumanchi <sajan.karumanchi@gmail.com>", "X-Google-Original-From": "Sajan Karumanchi <sajan.karumanchi@amd.com>", "To": "libc-alpha@sourceware.org,\n\thjl.tools@gmail.com", "Cc": "sajan.karumanchi@amd.com, sajan.karumanchi@gmail.com, fweimer@redhat.com,\n goldstein.w.n@gmail.com,\n Ganesh Gopalasubramanian <Ganesh.Gopalasubramanian@amd.com>", "Subject": "[PATCH v2 1/1] x86_64: Prefer EVEX512 code-path on AMD Zen5 CPUs", "Date": "Tue, 24 Mar 2026 19:17:07 +0000", "Message-Id": "<20260324191707.3676629-2-sajan.karumanchi@amd.com>", "X-Mailer": "git-send-email 2.34.1", "In-Reply-To": "<20260324191707.3676629-1-sajan.karumanchi@amd.com>", "References": "<20260218180907.902116-2-sajan.karumanchi@amd.com>\n <20260324191707.3676629-1-sajan.karumanchi@amd.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-BeenThere": "libc-alpha@sourceware.org", "X-Mailman-Version": "2.1.30", "Precedence": "list", "List-Id": "Libc-alpha mailing list <libc-alpha.sourceware.org>", "List-Unsubscribe": "<https://sourceware.org/mailman/options/libc-alpha>,\n <mailto:libc-alpha-request@sourceware.org?subject=unsubscribe>", "List-Archive": "<https://sourceware.org/pipermail/libc-alpha/>", "List-Post": "<mailto:libc-alpha@sourceware.org>", "List-Help": "<mailto:libc-alpha-request@sourceware.org?subject=help>", "List-Subscribe": "<https://sourceware.org/mailman/listinfo/libc-alpha>,\n <mailto:libc-alpha-request@sourceware.org?subject=subscribe>", "Errors-To": "libc-alpha-bounces~incoming=patchwork.ozlabs.org@sourceware.org" }, "content": "Introduced a synthetic architecture preference flag (Prefer_EVEX512)\nand enabled it for AMD Zen5 (CPUID Family 0x1A) when AVX-512 is supported.\n\nThis flag modifies IFUNC dispatch to prefer 512-bit EVEX variants over\n256-bit EVEX variants for string and memory functions on Zen5 processors,\nleveraging their native 512-bit execution units for improved throughput.\nWhen Prefer_EVEX512 is set, the dispatcher selects evex512 implementations;\notherwise, it falls back to evex (256-bit) variants.\n\nThe implementation updates the IFUNC selection logic in ifunc-avx2.h and\nifunc-evex.h to check for the Prefer_EVEX512 flag before dispatching to\nEVEX512 implementations. This change affects six string/memory functions:\n\n - strchr\n - strlen\n - strnlen\n - strrchr\n - strchrnul\n - memchr\n\nBenchmarks conducted on AMD Zen5 hardware demonstrate significant\nperformance improvements across all affected functions:\n\nFunction Baseline Patched Avg Avg Avg Max\n Variant Variant Baseline Patched Change Improve\n (ns) (ns) % %\n------------+----------+----------+-----------+----------+--------+--------\nSTRCHR evex evex512 16.408 12.293 25.08% 37.69%\nSTRLEN evex evex512 16.862 11.436 32.18% 56.74%\nSTRNLEN evex evex512 18.493 11.762 36.40% 64.40%\nSTRRCHR evex evex512 15.154 10.874 28.24% 44.38%\nSTRCHRNUL evex evex512 16.464 12.605 23.44% 45.56%\nMEMCHR evex evex512 9.984 8.268 17.19% 39.99%\n\nAdditionally, a tunable option (glibc.cpu.x86_cpu_features.preferred)\nis provided to allow runtime control of the Prefer_EVEX512 flag for testing\nand compatibility.\n\nReviewed-by: Ganesh Gopalasubramanian <Ganesh.Gopalasubramanian@amd.com>\n---\n sysdeps/x86/cpu-features.c | 8 ++++++++\n sysdeps/x86/cpu-tunables.c | 6 ++++++\n .../cpu-features-preferred_feature_index_1.def | 1 +\n sysdeps/x86_64/multiarch/ifunc-avx2.h | 15 ++++++++++++---\n sysdeps/x86_64/multiarch/ifunc-evex.h | 11 ++++++++++-\n sysdeps/x86_64/multiarch/memchr.c | 1 +\n sysdeps/x86_64/multiarch/strchr.c | 8 +++++++-\n sysdeps/x86_64/multiarch/strchrnul.c | 1 +\n sysdeps/x86_64/multiarch/strlen.c | 1 +\n sysdeps/x86_64/multiarch/strnlen.c | 1 +\n sysdeps/x86_64/multiarch/strrchr.c | 1 +\n 11 files changed, 49 insertions(+), 5 deletions(-)", "diff": "diff --git a/sysdeps/x86/cpu-features.c b/sysdeps/x86/cpu-features.c\nindex ccfef55652..0112a0dcc5 100644\n--- a/sysdeps/x86/cpu-features.c\n+++ b/sysdeps/x86/cpu-features.c\n@@ -1009,6 +1009,14 @@ disable_tsx:\n cpu_features->preferred[index_arch_Avoid_Non_Temporal_Memset]\n \t &= ~bit_arch_Avoid_Non_Temporal_Memset;\n \n+ /* Prefer EVEX512 string/memory variants on AMD Zen5 (Family 0x1A)\n+ when AVX-512 is usable. */\n+ if (family == 0x1A && CPU_FEATURE_USABLE_P (cpu_features, AVX512F))\n+ {\n+ cpu_features->preferred[index_arch_Prefer_EVEX512]\n+ |= bit_arch_Prefer_EVEX512;\n+ }\n+\n if (CPU_FEATURE_USABLE_P (cpu_features, AVX))\n \t{\n \t /* Since the FMA4 bit is in CPUID_INDEX_80000001 and\ndiff --git a/sysdeps/x86/cpu-tunables.c b/sysdeps/x86/cpu-tunables.c\nindex 51769a5493..59dde5f1d7 100644\n--- a/sysdeps/x86/cpu-tunables.c\n+++ b/sysdeps/x86/cpu-tunables.c\n@@ -203,6 +203,12 @@ TUNABLE_CALLBACK (set_hwcaps) (tunable_val_t *valp)\n \t\t\t\t\t\t 11);\n \t }\n \t break;\n+\tcase 14:\n+\t {\n+\t CHECK_GLIBC_IFUNC_PREFERRED_NEED_BOTH\n+\t\t(n, cpu_features, Prefer_EVEX512, AVX512F, 14);\n+\t }\n+\t break;\n \tcase 15:\n \t {\n \t CHECK_GLIBC_IFUNC_PREFERRED_BOTH (n, cpu_features,\ndiff --git a/sysdeps/x86/include/cpu-features-preferred_feature_index_1.def b/sysdeps/x86/include/cpu-features-preferred_feature_index_1.def\nindex 8cab2ae248..74acb3fde1 100644\n--- a/sysdeps/x86/include/cpu-features-preferred_feature_index_1.def\n+++ b/sysdeps/x86/include/cpu-features-preferred_feature_index_1.def\n@@ -35,3 +35,4 @@ BIT (Prefer_FSRM)\n BIT (Avoid_Short_Distance_REP_MOVSB)\n BIT (Avoid_Non_Temporal_Memset)\n BIT (Avoid_STOSB)\n+BIT (Prefer_EVEX512)\ndiff --git a/sysdeps/x86_64/multiarch/ifunc-avx2.h b/sysdeps/x86_64/multiarch/ifunc-avx2.h\nindex bc7178d97e..474466ba93 100644\n--- a/sysdeps/x86_64/multiarch/ifunc-avx2.h\n+++ b/sysdeps/x86_64/multiarch/ifunc-avx2.h\n@@ -1,4 +1,4 @@\n-/* Common definition for ifunc selections optimized with SSE2 and AVX2.\n+/* Common definition for ifunc selections optimized with SSE2, AVX2 and EVEX512.\n All versions must be listed in ifunc-impl-list.c.\n Copyright (C) 2017-2026 Free Software Foundation, Inc.\n This file is part of the GNU C Library.\n@@ -25,6 +25,10 @@\n \n extern __typeof (REDIRECT_NAME) OPTIMIZE (evex) attribute_hidden;\n \n+#ifdef USE_EVEX512\n+extern __typeof (REDIRECT_NAME) OPTIMIZE (evex512) attribute_hidden;\n+#endif\n+\n extern __typeof (REDIRECT_NAME) OPTIMIZE (avx2) attribute_hidden;\n extern __typeof (REDIRECT_NAME) OPTIMIZE (avx2_rtm) attribute_hidden;\n \n@@ -44,8 +48,13 @@ IFUNC_SELECTOR (void)\n {\n if (X86_ISA_CPU_FEATURE_USABLE_P (cpu_features, AVX512VL)\n \t && X86_ISA_CPU_FEATURE_USABLE_P (cpu_features, AVX512BW))\n-\treturn OPTIMIZE (evex);\n-\n+ {\n+#ifdef USE_EVEX512\n+ if (CPU_FEATURES_ARCH_P (cpu_features, Prefer_EVEX512))\n+ return OPTIMIZE (evex512);\n+#endif\n+\t return OPTIMIZE (evex);\n+ }\n if (CPU_FEATURE_USABLE_P (cpu_features, RTM))\n \treturn OPTIMIZE (avx2_rtm);\n \ndiff --git a/sysdeps/x86_64/multiarch/ifunc-evex.h b/sysdeps/x86_64/multiarch/ifunc-evex.h\nindex 973a5b3d15..02ca749a72 100644\n--- a/sysdeps/x86_64/multiarch/ifunc-evex.h\n+++ b/sysdeps/x86_64/multiarch/ifunc-evex.h\n@@ -1,4 +1,4 @@\n-/* Common definition for ifunc selection optimized with EVEX.\n+/* Common definition for ifunc selection optimized with EVEX and EVEX512.\n All versions must be listed in ifunc-impl-list.c.\n Copyright (C) 2017-2026 Free Software Foundation, Inc.\n This file is part of the GNU C Library.\n@@ -22,6 +22,10 @@\n extern __typeof (REDIRECT_NAME) OPTIMIZE (evex) attribute_hidden;\n extern __typeof (REDIRECT_NAME) OPTIMIZE (evex_rtm) attribute_hidden;\n \n+#ifdef USE_EVEX512\n+extern __typeof (REDIRECT_NAME) OPTIMIZE (evex512) attribute_hidden;\n+#endif\n+\n extern __typeof (REDIRECT_NAME) OPTIMIZE (avx2) attribute_hidden;\n extern __typeof (REDIRECT_NAME) OPTIMIZE (avx2_rtm) attribute_hidden;\n \n@@ -42,6 +46,11 @@ IFUNC_SELECTOR (void)\n if (X86_ISA_CPU_FEATURE_USABLE_P (cpu_features, AVX512VL)\n \t && X86_ISA_CPU_FEATURE_USABLE_P (cpu_features, AVX512BW))\n \t{\n+#ifdef USE_EVEX512\n+ if (CPU_FEATURES_ARCH_P (cpu_features, Prefer_EVEX512))\n+ return OPTIMIZE (evex512);\n+#endif\n+\n \t if (CPU_FEATURE_USABLE_P (cpu_features, RTM))\n \t return OPTIMIZE (evex_rtm);\n \ndiff --git a/sysdeps/x86_64/multiarch/memchr.c b/sysdeps/x86_64/multiarch/memchr.c\nindex cea0518787..b2a6c666a9 100644\n--- a/sysdeps/x86_64/multiarch/memchr.c\n+++ b/sysdeps/x86_64/multiarch/memchr.c\n@@ -24,6 +24,7 @@\n # undef memchr\n \n # define SYMBOL_NAME memchr\n+# define USE_EVEX512 1\n # include \"ifunc-evex.h\"\n \n libc_ifunc_redirected (__redirect_memchr, memchr, IFUNC_SELECTOR ());\ndiff --git a/sysdeps/x86_64/multiarch/strchr.c b/sysdeps/x86_64/multiarch/strchr.c\nindex 1064bc8e5b..f6bd36ba73 100644\n--- a/sysdeps/x86_64/multiarch/strchr.c\n+++ b/sysdeps/x86_64/multiarch/strchr.c\n@@ -27,6 +27,7 @@\n # include <init-arch.h>\n \n extern __typeof (REDIRECT_NAME) OPTIMIZE (evex) attribute_hidden;\n+extern __typeof (REDIRECT_NAME) OPTIMIZE (evex512) attribute_hidden;\n \n extern __typeof (REDIRECT_NAME) OPTIMIZE (avx2) attribute_hidden;\n extern __typeof (REDIRECT_NAME) OPTIMIZE (avx2_rtm) attribute_hidden;\n@@ -46,7 +47,12 @@ IFUNC_SELECTOR (void)\n {\n if (X86_ISA_CPU_FEATURE_USABLE_P (cpu_features, AVX512VL)\n \t && X86_ISA_CPU_FEATURE_USABLE_P (cpu_features, AVX512BW))\n-\treturn OPTIMIZE (evex);\n+\t{\n+\t if (CPU_FEATURES_ARCH_P (cpu_features, Prefer_EVEX512))\n+\t return OPTIMIZE (evex512);\n+\n+\t return OPTIMIZE (evex);\n+\t}\n \n if (CPU_FEATURE_USABLE_P (cpu_features, RTM))\n \treturn OPTIMIZE (avx2_rtm);\ndiff --git a/sysdeps/x86_64/multiarch/strchrnul.c b/sysdeps/x86_64/multiarch/strchrnul.c\nindex f4bfc28c7b..3bb93bb812 100644\n--- a/sysdeps/x86_64/multiarch/strchrnul.c\n+++ b/sysdeps/x86_64/multiarch/strchrnul.c\n@@ -26,6 +26,7 @@\n # undef strchrnul\n \n # define SYMBOL_NAME strchrnul\n+# define USE_EVEX512 1\n # include \"ifunc-avx2.h\"\n \n libc_ifunc_redirected (__redirect_strchrnul, __strchrnul,\ndiff --git a/sysdeps/x86_64/multiarch/strlen.c b/sysdeps/x86_64/multiarch/strlen.c\nindex 95aa48e5d3..2f93abf1c8 100644\n--- a/sysdeps/x86_64/multiarch/strlen.c\n+++ b/sysdeps/x86_64/multiarch/strlen.c\n@@ -24,6 +24,7 @@\n # undef strlen\n \n # define SYMBOL_NAME strlen\n+# define USE_EVEX512 1\n # include \"ifunc-avx2.h\"\n \n libc_ifunc_redirected (__redirect_strlen, strlen, IFUNC_SELECTOR ());\ndiff --git a/sysdeps/x86_64/multiarch/strnlen.c b/sysdeps/x86_64/multiarch/strnlen.c\nindex bfe4d7abf0..62e50a27e4 100644\n--- a/sysdeps/x86_64/multiarch/strnlen.c\n+++ b/sysdeps/x86_64/multiarch/strnlen.c\n@@ -26,6 +26,7 @@\n # undef strnlen\n \n # define SYMBOL_NAME strnlen\n+# define USE_EVEX512 1\n # include \"ifunc-avx2.h\"\n \n libc_ifunc_redirected (__redirect_strnlen, __strnlen, IFUNC_SELECTOR ());\ndiff --git a/sysdeps/x86_64/multiarch/strrchr.c b/sysdeps/x86_64/multiarch/strrchr.c\nindex 66d3f5b1d1..0965938561 100644\n--- a/sysdeps/x86_64/multiarch/strrchr.c\n+++ b/sysdeps/x86_64/multiarch/strrchr.c\n@@ -23,6 +23,7 @@\n # undef strrchr\n \n # define SYMBOL_NAME strrchr\n+# define USE_EVEX512 1\n # include \"ifunc-avx2.h\"\n \n libc_ifunc_redirected (__redirect_strrchr, strrchr, IFUNC_SELECTOR ());\n", "prefixes": [ "v2", "1/1" ] }