Cover Letter Detail
Show a cover letter.
GET /api/covers/816436/?format=api
{ "id": 816436, "url": "http://patchwork.ozlabs.org/api/covers/816436/?format=api", "web_url": "http://patchwork.ozlabs.org/project/devicetree-bindings/cover/20170920200124.20457-1-jernej.skrabec@siol.net/", "project": { "id": 37, "url": "http://patchwork.ozlabs.org/api/projects/37/?format=api", "name": "Devicetree Bindings", "link_name": "devicetree-bindings", "list_id": "devicetree.vger.kernel.org", "list_email": "devicetree@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20170920200124.20457-1-jernej.skrabec@siol.net>", "list_archive_url": null, "date": "2017-09-20T20:01:17", "name": "[RESEND,RFC,0/7] sun8i H3 HDMI glue driver for DW HDMI", "submitter": { "id": 70601, "url": "http://patchwork.ozlabs.org/api/people/70601/?format=api", "name": "Jernej Škrabec", "email": "jernej.skrabec@siol.net" }, "mbox": "http://patchwork.ozlabs.org/project/devicetree-bindings/cover/20170920200124.20457-1-jernej.skrabec@siol.net/mbox/", "series": [ { "id": 4217, "url": "http://patchwork.ozlabs.org/api/series/4217/?format=api", "web_url": "http://patchwork.ozlabs.org/project/devicetree-bindings/list/?series=4217", "date": "2017-09-20T20:01:17", "name": "sun8i H3 HDMI glue driver for DW HDMI", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/4217/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/covers/816436/comments/", "headers": { "Return-Path": "<devicetree-owner@vger.kernel.org>", "X-Original-To": "incoming-dt@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming-dt@bilbo.ozlabs.org", "Authentication-Results": "ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=vger.kernel.org\n\t(client-ip=209.132.180.67; helo=vger.kernel.org;\n\tenvelope-from=devicetree-owner@vger.kernel.org; receiver=<UNKNOWN>)", "Received": [ "from vger.kernel.org (vger.kernel.org [209.132.180.67])\n\tby ozlabs.org (Postfix) with ESMTP id 3xy9cM4qw5z9s78\n\tfor <incoming-dt@patchwork.ozlabs.org>;\n\tThu, 21 Sep 2017 06:01:39 +1000 (AEST)", "(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n\tid S1750919AbdITUBh (ORCPT\n\t<rfc822;incoming-dt@patchwork.ozlabs.org>);\n\tWed, 20 Sep 2017 16:01:37 -0400", "from mailoutvs1.siol.net ([213.250.19.134]:52807 \"EHLO\n\tmail.siol.net\"\n\trhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP\n\tid S1750872AbdITUBh (ORCPT <rfc822;devicetree@vger.kernel.org>);\n\tWed, 20 Sep 2017 16:01:37 -0400", "from localhost (localhost [127.0.0.1])\n\tby mail.siol.net (Postfix) with ESMTP id DE09A527D5A;\n\tWed, 20 Sep 2017 22:01:34 +0200 (CEST)", "from mail.siol.net ([127.0.0.1])\n\tby localhost (psrvmta09.zcs-production.pri [127.0.0.1]) (amavisd-new, \n\tport 10032)\n\twith ESMTP id 2CwJ8de23fm3; Wed, 20 Sep 2017 22:01:34 +0200 (CEST)", "from mail.siol.net (localhost [127.0.0.1])\n\tby mail.siol.net (Postfix) with ESMTPS id 23472527D64;\n\tWed, 20 Sep 2017 22:01:34 +0200 (CEST)", "from localhost.localdomain (cpe-86-58-68-135.ftth.triera.net\n\t[86.58.68.135]) (Authenticated sender: 031275009)\n\tby mail.siol.net (Postfix) with ESMTPSA id 4C767527D5A;\n\tWed, 20 Sep 2017 22:01:33 +0200 (CEST)" ], "X-Virus-Scanned": "amavisd-new at psrvmta09.zcs-production.pri", "From": "Jernej Skrabec <jernej.skrabec@siol.net>", "To": "maxime.ripard@free-electrons.com, wens@csie.org", "Cc": "Laurent.pinchart@ideasonboard.com, hans.verkuil@cisco.com,\n\tnarmstrong@baylibre.com, dri-devel@lists.freedesktop.org,\n\tdevicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,\n\tlinux-kernel@vger.kernel.org, linux-clk@vger.kernel.org,\n\ticenowy@aosc.io, linux-sunxi@googlegroups.com,\n\tlinux-media@vger.kernel.org", "Subject": "[RESEND RFC PATCH 0/7] sun8i H3 HDMI glue driver for DW HDMI", "Date": "Wed, 20 Sep 2017 22:01:17 +0200", "Message-Id": "<20170920200124.20457-1-jernej.skrabec@siol.net>", "X-Mailer": "git-send-email 2.14.1", "Sender": "devicetree-owner@vger.kernel.org", "Precedence": "bulk", "List-ID": "<devicetree.vger.kernel.org>", "X-Mailing-List": "devicetree@vger.kernel.org" }, "content": "[added media mailing list due to CEC question]\n\nThis patch series adds a HDMI glue driver for Allwinner H3 SoC. For now, only\nvideo and CEC functionality is supported. Audio needs more tweaks.\n\nSeries is based on the H3 DE2 patch series available on mailing list:\nhttp://lists.infradead.org/pipermail/linux-arm-kernel/2017-August/522697.html\n(ignore patches marked with [NOT FOR REVIEW NOW] tag)\n\nPatch 1 adds support for polling plug detection since custom PHY used here\ndoesn't support HPD interrupt.\n\nPatch 2 enables overflow workaround for v1.32a. This HDMI controller exhibits\nsame issues as HDMI controller used in iMX6 SoCs.\n\nPatch 3 adds CLK_SET_RATE_PARENT to hdmi clock.\n\nPatch 4 adds dt bindings documentation.\n\nPatch 5 adds actual H3 HDMI glue driver.\n\nPatch 6 and 7 add HDMI node to DT and enable it where needed.\n\nAllwinner used DW HDMI controller in a non standard way:\n- register offsets obfuscation layer, which can fortunately be turned off\n- register read lock, which has to be disabled by magic number\n- custom PHY, which have to be initialized before DW HDMI controller\n- non standard clocks\n- no HPD interrupt\n\nBecause of that, I have two questions:\n- Since HPD have to be polled, is it enough just to enable poll mode? I'm\n mainly concerned about invalidating CEC address here.\n- PHY has to be initialized before DW HDMI controller to disable offset\n obfuscation and read lock among other things. This means that all clocks have\n to be enabled in glue driver. This poses a problem, since when using\n component model, dw-hdmi bridge uses drvdata for it's own private data and\n prevents glue layer to pass a pointer to unbind function, where clocks should\n be disabled. I noticed same issue in meson DW HDMI glue driver, where clocks\n are also not disabled when unbind callback is called. I noticed that when H3\n SoC is shutdown, HDMI output is still enabled and lastest image is shown on\n monitor until it is unplugged from power supply. Is there any simple solution\n to this?\n\nChen-Yu,\nTL Lim was unable to obtain any answer from Allwinner about HDMI clocks. I think\nit is safe to assume that divider in HDMI clock doesn't have any effect.\n\nBranch based on linux-next from 1. September with integrated patches is\navailable here:\nhttps://github.com/jernejsk/linux-1/tree/h3_hdmi_rfc\n\nSome additonal info about H3 HDMI:\nhttps://linux-sunxi.org/DWC_HDMI_Controller\n\nThanks to Jens Kuske, who figured out that it is actually DW HDMI controller\nand mapped scrambled register offsets to original ones.\n\nIcenowy Zheng (1):\n ARM: sun8i: h3: Add DesignWare HDMI controller node\n\nJernej Skrabec (6):\n drm: bridge: Enable polling hpd event in dw_hdmi\n drm: bridge: Enable workaround in dw_hdmi for v1.32a\n clk: sunxi: Add CLK_SET_RATE_PARENT flag for H3 HDMI clock\n dt-bindings: Document Allwinner DWC HDMI TX node\n drm: sun4i: Add a glue for the DesignWare HDMI controller in H3\n ARM: sun8i: h3: Enable HDMI output on H3 boards\n\n .../bindings/display/sunxi/sun4i-drm.txt | 158 ++++++-\n arch/arm/boot/dts/sun8i-h3-bananapi-m2-plus.dts | 33 ++\n arch/arm/boot/dts/sun8i-h3-beelink-x2.dts | 33 ++\n arch/arm/boot/dts/sun8i-h3-nanopi-m1.dts | 33 ++\n arch/arm/boot/dts/sun8i-h3-orangepi-2.dts | 33 ++\n arch/arm/boot/dts/sun8i-h3-orangepi-lite.dts | 33 ++\n arch/arm/boot/dts/sun8i-h3-orangepi-one.dts | 33 ++\n arch/arm/boot/dts/sun8i-h3-orangepi-pc.dts | 33 ++\n arch/arm/boot/dts/sun8i-h3.dtsi | 5 +\n arch/arm/boot/dts/sunxi-h3-h5.dtsi | 36 ++\n drivers/clk/sunxi-ng/ccu-sun8i-h3.c | 2 +-\n drivers/gpu/drm/bridge/synopsys/dw-hdmi.c | 14 +-\n drivers/gpu/drm/sun4i/Kconfig | 9 +\n drivers/gpu/drm/sun4i/Makefile | 1 +\n drivers/gpu/drm/sun4i/sun8i_dw_hdmi.c | 500 +++++++++++++++++++++\n 15 files changed, 950 insertions(+), 6 deletions(-)\n create mode 100644 drivers/gpu/drm/sun4i/sun8i_dw_hdmi.c" }