Cover Letter Detail
Show a cover letter.
GET /api/covers/1340952/?format=api
{ "id": 1340952, "url": "http://patchwork.ozlabs.org/api/covers/1340952/?format=api", "web_url": "http://patchwork.ozlabs.org/project/skiboot/cover/20200804173223.36280-1-svaidy@linux.ibm.com/", "project": { "id": 44, "url": "http://patchwork.ozlabs.org/api/projects/44/?format=api", "name": "skiboot firmware development", "link_name": "skiboot", "list_id": "skiboot.lists.ozlabs.org", "list_email": "skiboot@lists.ozlabs.org", "web_url": "http://github.com/open-power/skiboot", "scm_url": "http://github.com/open-power/skiboot", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20200804173223.36280-1-svaidy@linux.ibm.com>", "list_archive_url": null, "date": "2020-08-04T17:32:12", "name": "[v6,00/11] Initial fused-core support for POWER9", "submitter": { "id": 76774, "url": "http://patchwork.ozlabs.org/api/people/76774/?format=api", "name": "Vaidyanathan Srinivasan", "email": "svaidy@linux.ibm.com" }, "mbox": "http://patchwork.ozlabs.org/project/skiboot/cover/20200804173223.36280-1-svaidy@linux.ibm.com/mbox/", "series": [ { "id": 194127, "url": "http://patchwork.ozlabs.org/api/series/194127/?format=api", "web_url": "http://patchwork.ozlabs.org/project/skiboot/list/?series=194127", "date": "2020-08-04T17:32:14", "name": "Initial fused-core support for POWER9", "version": 6, "mbox": "http://patchwork.ozlabs.org/series/194127/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/covers/1340952/comments/", "headers": { "Return-Path": "<skiboot-bounces+incoming=patchwork.ozlabs.org@lists.ozlabs.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "skiboot@lists.ozlabs.org" ], "Delivered-To": [ "patchwork-incoming@bilbo.ozlabs.org", "skiboot@lists.ozlabs.org" ], "Received": [ "from lists.ozlabs.org (lists.ozlabs.org [IPv6:2401:3900:2:1::3])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange X25519 server-signature RSA-PSS (4096 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 4BLhl80Rsgz9sRR\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 5 Aug 2020 03:36:52 +1000 (AEST)", "from bilbo.ozlabs.org (lists.ozlabs.org [IPv6:2401:3900:2:1::3])\n\tby lists.ozlabs.org (Postfix) with ESMTP id 4BLhl76Pm5zDqgC\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 5 Aug 2020 03:36:51 +1000 (AEST)", "from mx0a-001b2d01.pphosted.com (mx0b-001b2d01.pphosted.com\n [148.163.158.5])\n (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n (No client certificate requested)\n by lists.ozlabs.org (Postfix) with ESMTPS id 4BLhgR2Cq1zDqXv\n for <skiboot@lists.ozlabs.org>; Wed, 5 Aug 2020 03:33:39 +1000 (AEST)", "from pps.filterd (m0098416.ppops.net [127.0.0.1])\n by mx0b-001b2d01.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id\n 074HXRCD172541; Tue, 4 Aug 2020 13:33:36 -0400", "from pps.reinject (localhost [127.0.0.1])\n by mx0b-001b2d01.pphosted.com with ESMTP id 32qby70ah8-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);\n Tue, 04 Aug 2020 13:33:35 -0400", "from m0098416.ppops.net (m0098416.ppops.net [127.0.0.1])\n by pps.reinject (8.16.0.36/8.16.0.36) with SMTP id 074HXVx1172806;\n Tue, 4 Aug 2020 13:33:33 -0400", "from ppma05fra.de.ibm.com (6c.4a.5195.ip4.static.sl-reverse.com\n [149.81.74.108])\n by mx0b-001b2d01.pphosted.com with ESMTP id 32qby70a0y-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);\n Tue, 04 Aug 2020 13:33:33 -0400", "from pps.filterd (ppma05fra.de.ibm.com [127.0.0.1])\n by ppma05fra.de.ibm.com (8.16.0.42/8.16.0.42) with SMTP id 074HQDU8028099;\n Tue, 4 Aug 2020 17:32:27 GMT", "from b06cxnps3074.portsmouth.uk.ibm.com\n (d06relay09.portsmouth.uk.ibm.com [9.149.109.194])\n by ppma05fra.de.ibm.com with ESMTP id 32n017t5ey-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);\n Tue, 04 Aug 2020 17:32:27 +0000", "from b06wcsmtp001.portsmouth.uk.ibm.com\n (b06wcsmtp001.portsmouth.uk.ibm.com [9.149.105.160])\n by b06cxnps3074.portsmouth.uk.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id\n 074HWPDw28246354\n (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK);\n Tue, 4 Aug 2020 17:32:25 GMT", "from b06wcsmtp001.portsmouth.uk.ibm.com (unknown [127.0.0.1])\n by IMSVA (Postfix) with ESMTP id 11D90A4060;\n Tue, 4 Aug 2020 17:32:25 +0000 (GMT)", "from b06wcsmtp001.portsmouth.uk.ibm.com (unknown [127.0.0.1])\n by IMSVA (Postfix) with ESMTP id 1ECC8A4054;\n Tue, 4 Aug 2020 17:32:24 +0000 (GMT)", "from drishya.in.ibm.com (unknown [9.102.1.52])\n by b06wcsmtp001.portsmouth.uk.ibm.com (Postfix) with ESMTP;\n Tue, 4 Aug 2020 17:32:23 +0000 (GMT)" ], "Authentication-Results": [ "ozlabs.org;\n dmarc=fail (p=none dis=none) header.from=linux.ibm.com", "lists.ozlabs.org; spf=pass (sender SPF authorized)\n smtp.mailfrom=linux.ibm.com (client-ip=148.163.158.5;\n helo=mx0a-001b2d01.pphosted.com; envelope-from=svaidy@linux.ibm.com;\n receiver=<UNKNOWN>)", "lists.ozlabs.org;\n dmarc=pass (p=none dis=none) header.from=linux.ibm.com" ], "From": "Vaidyanathan Srinivasan <svaidy@linux.ibm.com>", "To": "\"Oliver O'Halloran\" <oohall@gmail.com>", "Date": "Tue, 4 Aug 2020 23:02:12 +0530", "Message-Id": "<20200804173223.36280-1-svaidy@linux.ibm.com>", "X-Mailer": "git-send-email 2.26.2", "MIME-Version": "1.0", "X-TM-AS-GCONF": "00", "X-Proofpoint-Virus-Version": "vendor=fsecure engine=2.50.10434:6.0.235, 18.0.687\n definitions=2020-08-04_04:2020-08-03,\n 2020-08-04 signatures=0", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n priorityscore=1501\n spamscore=0 adultscore=0 clxscore=1015 mlxscore=0 phishscore=0\n malwarescore=0 bulkscore=0 mlxlogscore=999 lowpriorityscore=0\n suspectscore=0 impostorscore=0 classifier=spam adjust=0 reason=mlx\n scancount=1 engine=8.12.0-2006250000 definitions=main-2008040126", "Subject": "[Skiboot] [PATCH v6 00/11] Initial fused-core support for POWER9", "X-BeenThere": "skiboot@lists.ozlabs.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "Mailing list for skiboot development <skiboot.lists.ozlabs.org>", "List-Unsubscribe": "<https://lists.ozlabs.org/options/skiboot>,\n <mailto:skiboot-request@lists.ozlabs.org?subject=unsubscribe>", "List-Archive": "<http://lists.ozlabs.org/pipermail/skiboot/>", "List-Post": "<mailto:skiboot@lists.ozlabs.org>", "List-Help": "<mailto:skiboot-request@lists.ozlabs.org?subject=help>", "List-Subscribe": "<https://lists.ozlabs.org/listinfo/skiboot>,\n <mailto:skiboot-request@lists.ozlabs.org?subject=subscribe>", "Cc": "skiboot@lists.ozlabs.org, Michael Neuling <mikey@neuling.org>", "Content-Type": "text/plain; charset=\"us-ascii\"", "Content-Transfer-Encoding": "7bit", "Errors-To": "skiboot-bounces+incoming=patchwork.ozlabs.org@lists.ozlabs.org", "Sender": "\"Skiboot\"\n <skiboot-bounces+incoming=patchwork.ozlabs.org@lists.ozlabs.org>" }, "content": "v1:\n\nThis is based on initial work by Ryan Grimm with additions & cleanups by\nBenH and Vaidy.\n\nv2:\n\nThis includes forward porting to latest upstream and fixing 'make check'.\n\nSome notes:\n- This currently needs a special modified HostBoot\n- It's missing the \"ibm,thread-groups\" property to inform Linux about big cores\n- We need to look at HMI issues, as in some cases TFAC errors get only sent to\n one half but both half need to rendez-vous, so we need to \"trigger\" an error\n in the other half as well.\n\nThe above aren't blockers, it should be possible to merge this first.\n\nv3:\n\n- Drop the HDAT workaround, since the issue is resolved with a fix in\n hdat layer\n- Minor nits in comments\n- Keep naming consistent between fused-core and normal-core\n- Trim stop state list and add stop2\n- stop0,1,2 states were tested for 24hrs on ZZ with fused core chips\n\nv4:\n\n- Rebased patch series to current skiboot master\n- Tested on P9 platform with newer firmware levels\n- Tested IPL, normal reboot and stop0,1,2 states\n\nv5:\n\n- Rebased and tested on P9 platform with newer firmware levels\n- Added support for Cumulus chip and Fleetwood platform\n\nv6:\n\n- Rebased on current skiboot master branch\n- Tested on P9 system with normal core mode and fused core mode\n\n\nBenjamin Herrenschmidt (7):\n xive: Set the fused core mode properly\n chip: Fix pir_to_thread_id for fused cores\n cpu: Keep track of the \"ec_primary\" in big core more\n direct-ctl: Use the EC primary for special wakeups\n slw: Limit fused cores P9 to STOP0/1/2\n cpu: Make cpu_get_core_index() return the fused core number\n imc: Use pir_to_core_id() rather than cpu_get_core_index()\n\nRyan Grimm (1):\n Add basic P9 fused core support\n\nVaidyanathan Srinivasan (3):\n Add POWER9 Cumulus processor PVR type\n Add POWER9 Fleetwood platform support\n Enable fused core mode support in OPAL\n\n asm/head.S | 25 ++++++++++--\n core/chip.c | 32 +++++++++++++---\n core/cpu.c | 53 ++++++++++++++++++++------\n core/cpufeatures.c | 19 ++++++++++\n core/direct-controls.c | 8 ++--\n core/init.c | 4 --\n hdata/test/hdata_to_dt.c | 9 ++++-\n hw/imc.c | 8 ++--\n hw/slw.c | 82 +++++++++++++++++++++++++++++++++++++++-\n hw/xive.c | 6 ++-\n include/chip.h | 43 +++++++++++++++++++++\n include/cpu.h | 13 +++++++\n include/processor.h | 15 ++++++++\n include/xive-p9-regs.h | 1 +\n include/xscom.h | 3 ++\n platforms/ibm-fsp/zz.c | 4 ++\n 16 files changed, 289 insertions(+), 36 deletions(-)" }