Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/809516/?format=api
{ "id": 809516, "url": "http://patchwork.ozlabs.org/api/1.2/patches/809516/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/patch/20170904053832.12229-1-judge.packham@gmail.com/", "project": { "id": 18, "url": "http://patchwork.ozlabs.org/api/1.2/projects/18/?format=api", "name": "U-Boot", "link_name": "uboot", "list_id": "u-boot.lists.denx.de", "list_email": "u-boot@lists.denx.de", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20170904053832.12229-1-judge.packham@gmail.com>", "list_archive_url": null, "date": "2017-09-04T05:38:31", "name": "[U-Boot,next,v2,1/2] ARM: mvebu: Add SoC IDs for Marvell's integrated CPUs", "commit_ref": null, "pull_url": null, "state": "awaiting-upstream", "archived": false, "hash": "9f76c3342ee740e7c4a2caf77a02e8748a002a85", "submitter": { "id": 6125, "url": "http://patchwork.ozlabs.org/api/1.2/people/6125/?format=api", "name": "Chris Packham", "email": "judge.packham@gmail.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/uboot/patch/20170904053832.12229-1-judge.packham@gmail.com/mbox/", "series": [ { "id": 1306, "url": "http://patchwork.ozlabs.org/api/1.2/series/1306/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/list/?series=1306", "date": "2017-09-04T05:38:31", "name": "[U-Boot,next,v2,1/2] ARM: mvebu: Add SoC IDs for Marvell's integrated CPUs", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/1306/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/809516/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/809516/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<u-boot-bounces@lists.denx.de>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@bilbo.ozlabs.org", "Authentication-Results": [ "ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=<UNKNOWN>)", "ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"HqESrHT0\"; dkim-atps=neutral" ], "Received": [ "from lists.denx.de (dione.denx.de [81.169.180.215])\n\tby ozlabs.org (Postfix) with ESMTP id 3xlzDV4ngMz9s78\n\tfor <incoming@patchwork.ozlabs.org>;\n\tMon, 4 Sep 2017 15:39:06 +1000 (AEST)", "by lists.denx.de (Postfix, from userid 105)\n\tid 46D08C21DC5; Mon, 4 Sep 2017 05:38:59 +0000 (UTC)", "from lists.denx.de (localhost [IPv6:::1])\n\tby lists.denx.de (Postfix) with ESMTP id A4907C21DAD;\n\tMon, 4 Sep 2017 05:38:57 +0000 (UTC)", "by lists.denx.de (Postfix, from userid 105)\n\tid 0D381C21DAD; Mon, 4 Sep 2017 05:38:56 +0000 (UTC)", "from mail-pg0-f68.google.com (mail-pg0-f68.google.com\n\t[74.125.83.68])\n\tby lists.denx.de (Postfix) with ESMTPS id 639E2C21D7D\n\tfor <u-boot@lists.denx.de>; Mon, 4 Sep 2017 05:38:55 +0000 (UTC)", "by mail-pg0-f68.google.com with SMTP id t193so3781226pgc.4\n\tfor <u-boot@lists.denx.de>; Sun, 03 Sep 2017 22:38:55 -0700 (PDT)", "from chrisp-dl.ws.atlnz.lc ([2001:df5:b000:22:3a2c:4aff:fe70:2b02])\n\tby smtp.gmail.com with ESMTPSA id\n\tj187sm8789776pgc.10.2017.09.03.22.38.48\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128);\n\tSun, 03 Sep 2017 22:38:52 -0700 (PDT)" ], "X-Spam-Checker-Version": "SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de", "X-Spam-Level": "", "X-Spam-Status": "No, score=-0.0 required=5.0 tests=FREEMAIL_FROM,\n\tRCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H3, RCVD_IN_MSPIKE_WL,\n\tT_DKIM_INVALID\n\tautolearn=unavailable autolearn_force=no version=3.4.0", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;\n\th=from:to:cc:subject:date:message-id;\n\tbh=5mgOuVBcVMoxfQ8Bhi2awryzH6cIME+T+ZSr1B8IvrM=;\n\tb=HqESrHT0tRTeQZi/fY8bq57nOvr/afhU2GbPGF3prCJsIa2/MGOmKyMtMKMOprhufq\n\txUIgGcKcNzV0NcVaACbYVJipvojIHmqeB8gtLKLw/fxZrfADJreJONuMuvqjQLcY5Gzj\n\tcwHQg2G3tUTo7J9lO5Sr+DQI3wxt9GmxqGfKiG0Pp1dgPRBp0DQt9lrIcZohlTwPzRoy\n\tnJrmqxXS9Ya05U4Cvi8HJ/C2VJqQPHhgt5dY9WiIV2pDkypeWMPmZVG0ZPaaenR24mSt\n\trwtoQCd6PD29nqCbxZqiWkcYScm955Nu5zYCEuqzx3IghlKI0fLtuEX+8epCHWC7NA3q\n\tqs9Q==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:from:to:cc:subject:date:message-id;\n\tbh=5mgOuVBcVMoxfQ8Bhi2awryzH6cIME+T+ZSr1B8IvrM=;\n\tb=mPywbhnAl3QbOmGleQiYLf5uslmGJy/+8h+SR8WAVl/1KqXYeyoj++q4FGOUqPcJqf\n\th06kxo7Y2xXVhzc4l9ccfwO3bAaJ7tLrmhl8WGJ/HekeBk8xrcZNmxyXTHhhePSqu3Yl\n\tNOfWbHIF/gIMvPAeQJXVwvKMAjf1LJZ7l0ec7+LgMlQBrxl7No33l9He5Kk41mWV9te5\n\t2FrZZrXatcwvLGrTx78BzgImWAs7C7joMY7s5/gWtxxB0pPOj/i6MR6F3u+UKeQC7ORB\n\teD+tM4WPYRXtG9pVxTWCwZW2YFZjbXz1mzW5ZPqDA5XlDcv6n+fy52JdUiWJ403cQpDI\n\tls9w==", "X-Gm-Message-State": "AHPjjUhQ4q559YNPbi/oBzsGBSmUPQ/JqZxbiB43kxP7ZKyRZKCyrKx9\n\tmrI92tIguPV1Qq4yKcw=", "X-Google-Smtp-Source": "ADKCNb4R6s4UfZ/wbGwoLfhC6qk3HW+xC5aLdwDlubLU6EGrukJNhe2pkl3C483mKB6V6NAAs/lLdA==", "X-Received": "by 10.84.194.228 with SMTP id h91mr10986151pld.397.1504503533615;\n\tSun, 03 Sep 2017 22:38:53 -0700 (PDT)", "From": "Chris Packham <judge.packham@gmail.com>", "To": "u-boot@lists.denx.de", "Date": "Mon, 4 Sep 2017 17:38:31 +1200", "Message-Id": "<20170904053832.12229-1-judge.packham@gmail.com>", "X-Mailer": "git-send-email 2.14.1", "Cc": "Luka Perkov <luka.perkov@sartura.hr>, Stefan Roese <sr@denx.de>,\n\tChris Packham <judge.packham@gmail.com>", "Subject": "[U-Boot] [next PATCH v2 1/2] ARM: mvebu: Add SoC IDs for Marvell's\n\tintegrated CPUs", "X-BeenThere": "u-boot@lists.denx.de", "X-Mailman-Version": "2.1.18", "Precedence": "list", "List-Id": "U-Boot discussion <u-boot.lists.denx.de>", "List-Unsubscribe": "<https://lists.denx.de/options/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=unsubscribe>", "List-Archive": "<http://lists.denx.de/pipermail/u-boot/>", "List-Post": "<mailto:u-boot@lists.denx.de>", "List-Help": "<mailto:u-boot-request@lists.denx.de?subject=help>", "List-Subscribe": "<https://lists.denx.de/listinfo/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=subscribe>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "base64", "Errors-To": "u-boot-bounces@lists.denx.de", "Sender": "\"U-Boot\" <u-boot-bounces@lists.denx.de>" }, "content": "These SoCs are network packet processors (switch chips) with integrated\nARMv7 cores. They share a great deal of commonality with the Armada-XP\nCPUs.\n\nSigned-off-by: Chris Packham <judge.packham@gmail.com>\n---\nThere are actually a number of IDs for these chips, probably a dozen in\ntotal. I haven't enumerated them all in this patch, the 98DX4251,\n98DX3336 and 98DX3236 are the base versions in their respective ranges.\nThese 3 IDs also happen to suit my immediate need but I can add the\nadditional ones in an follow up patch or a re-roll of this one.\n\nChanges in v2:\n- none\n\n arch/arm/mach-mvebu/cpu.c | 14 ++++++++++++++\n arch/arm/mach-mvebu/include/mach/cpu.h | 1 +\n arch/arm/mach-mvebu/include/mach/soc.h | 3 +++\n 3 files changed, 18 insertions(+)", "diff": "diff --git a/arch/arm/mach-mvebu/cpu.c b/arch/arm/mach-mvebu/cpu.c\nindex 14457317ce76..f7f83bfa3655 100644\n--- a/arch/arm/mach-mvebu/cpu.c\n+++ b/arch/arm/mach-mvebu/cpu.c\n@@ -62,6 +62,11 @@ int mvebu_soc_family(void)\n \tcase SOC_88F6820_ID:\n \tcase SOC_88F6828_ID:\n \t\treturn MVEBU_SOC_A38X;\n+\n+\tcase SOC_98DX3236_ID:\n+\tcase SOC_98DX3336_ID:\n+\tcase SOC_98DX4251_ID:\n+\t\treturn MVEBU_SOC_MSYS;\n \t}\n \n \treturn MVEBU_SOC_UNKNOWN;\n@@ -208,6 +213,15 @@ int print_cpuinfo(void)\n \tcase SOC_88F6828_ID:\n \t\tputs(\"MV88F6828-\");\n \t\tbreak;\n+\tcase SOC_98DX3236_ID:\n+\t\tputs(\"98DX3236-\");\n+\t\tbreak;\n+\tcase SOC_98DX3336_ID:\n+\t\tputs(\"98DX3336-\");\n+\t\tbreak;\n+\tcase SOC_98DX4251_ID:\n+\t\tputs(\"98DX4251-\");\n+\t\tbreak;\n \tdefault:\n \t\tputs(\"Unknown-\");\n \t\tbreak;\ndiff --git a/arch/arm/mach-mvebu/include/mach/cpu.h b/arch/arm/mach-mvebu/include/mach/cpu.h\nindex d241eea9568d..b67b77ae0df4 100644\n--- a/arch/arm/mach-mvebu/include/mach/cpu.h\n+++ b/arch/arm/mach-mvebu/include/mach/cpu.h\n@@ -65,6 +65,7 @@ enum {\n \tMVEBU_SOC_AXP,\n \tMVEBU_SOC_A375,\n \tMVEBU_SOC_A38X,\n+\tMVEBU_SOC_MSYS,\n \tMVEBU_SOC_UNKNOWN,\n };\n \ndiff --git a/arch/arm/mach-mvebu/include/mach/soc.h b/arch/arm/mach-mvebu/include/mach/soc.h\nindex 0900e4008c12..cdd64fb28527 100644\n--- a/arch/arm/mach-mvebu/include/mach/soc.h\n+++ b/arch/arm/mach-mvebu/include/mach/soc.h\n@@ -18,6 +18,9 @@\n #define SOC_88F6810_ID\t\t0x6810\n #define SOC_88F6820_ID\t\t0x6820\n #define SOC_88F6828_ID\t\t0x6828\n+#define SOC_98DX3236_ID\t\t0xf410\n+#define SOC_98DX3336_ID\t\t0xf400\n+#define SOC_98DX4251_ID\t\t0xfc00\n \n /* A375 revisions */\n #define MV_88F67XX_A0_ID\t0x3\n", "prefixes": [ "U-Boot", "next", "v2", "1/2" ] }