Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/2235084/?format=api
{ "id": 2235084, "url": "http://patchwork.ozlabs.org/api/1.2/patches/2235084/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508-mips-octeon-missing-insns-v2-v3-4-bcbec96357d9@gmail.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.2/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260508-mips-octeon-missing-insns-v2-v3-4-bcbec96357d9@gmail.com>", "list_archive_url": null, "date": "2026-05-08T15:12:04", "name": "[v3,04/32] target/mips: fix Octeon arithmetic destination handling", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "d992aa24f487b002d604fb5fa1b91780949aefb7", "submitter": { "id": 66301, "url": "http://patchwork.ozlabs.org/api/1.2/people/66301/?format=api", "name": "James Hilliard", "email": "james.hilliard1@gmail.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508-mips-octeon-missing-insns-v2-v3-4-bcbec96357d9@gmail.com/mbox/", "series": [ { "id": 503407, "url": "http://patchwork.ozlabs.org/api/1.2/series/503407/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=503407", "date": "2026-05-08T15:12:00", "name": "target/mips: add missing Octeon user-mode support", "version": 3, "mbox": "http://patchwork.ozlabs.org/series/503407/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2235084/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2235084/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=Zd8l2qDy;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4gBt1Y71KGz1yKd\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 09 May 2026 01:13:53 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wLMtQ-0002jc-Bu; Fri, 08 May 2026 11:13:34 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <james.hilliard1@gmail.com>)\n id 1wLMt0-0002c1-MW\n for qemu-devel@nongnu.org; Fri, 08 May 2026 11:13:08 -0400", "from mail-oo1-xc2d.google.com ([2607:f8b0:4864:20::c2d])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <james.hilliard1@gmail.com>)\n id 1wLMsx-0001cH-IO\n for qemu-devel@nongnu.org; Fri, 08 May 2026 11:13:06 -0400", "by mail-oo1-xc2d.google.com with SMTP id\n 006d021491bc7-685017d0fbcso1205425eaf.3\n for <qemu-devel@nongnu.org>; Fri, 08 May 2026 08:13:03 -0700 (PDT)", "from\n 1.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.ip6.arpa\n (71-218-113-237.hlrn.qwest.net. [71.218.113.237])\n by smtp.gmail.com with ESMTPSA id\n 586e51a60fabf-43557109b7dsm1897904fac.5.2026.05.08.08.13.01\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Fri, 08 May 2026 08:13:01 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1778253182; x=1778857982; darn=nongnu.org;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to; bh=t5VUvwmV5QSm/EY15P6N0RYrvzdvXre9m8Jp8WgG/ug=;\n b=Zd8l2qDycW6bC/TmNxwPBq1OvhSvsPDIrX7jAM7O+YwPajZjJktjda/4SORMr70Iwz\n OJgC7PjIkGhCLx7Ha6JI5JxcB6BaJHoYrp82AWHQhQlIVRxwdHs6o3awboeGmNbTYxLf\n OZLXnHY+MeZuoo3pZl9ADldz+WHnPEOGwsRykJUY0erCKYFHxgiwgWlwbzvitSQCCcaW\n KIZUUpOqlCnUrAtH+j9q6wadtaAsTttomxo0Ce5Xdc/gVGyHHUGO6W50cgUUVJ6kesfA\n xWjvq4aKqiKrtEVNqHW9Hxl3GV+qV8SlNrCo/xOYlWzP9DfeANOM4i+F8fE8kD2SIF/G\n MC0w==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1778253182; x=1778857982;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=t5VUvwmV5QSm/EY15P6N0RYrvzdvXre9m8Jp8WgG/ug=;\n b=idyv+ehFmyCSGPpLdElYeU/vgoa4qQwVx0h69fwUWS0WxvG6lOXXHZyEzKNWm7s6Mt\n 25YDNMQ96G2tt1lAAniFd161hBFC59RP2OybwVrMyOxZab5Nj3U9GUO/rWkMF72Y59m6\n 1urLNpgr2O+ZlI2Ehd6+xJGgsED5OmTlYqMwXUn9paqFoe1gm37ZVwnJxvTsYPrXgKHw\n KBINtqM0z5AAUWo+oFQuWyIcmYIZ1cuzvXumSJJlNbKF0o9QyxPdx10BIcWTE6T5jX32\n wJcukxt5ur8ySNfEDe7Hhd/0S/aX4tOhQuOWxE433KkGA/gYKeHR+9fUwWnChPZhKDPh\n GXrw==", "X-Gm-Message-State": "AOJu0YwcS8BVstIm48U8iGTSR7482UKSvy7DJVOFChKat0HJswQ7qehu\n Vt4TmVAtBkyQuDhJf114aiK4fXdA0O9xgqJFO4B1W3OEaYguw2mruixzh1hEJg==", "X-Gm-Gg": "AeBDieuFsfEzkT/rv1hzGpLzL9EQOEMl1pKewXDrSVRLURSCDvS4Sk7sECMRoON8/PF\n sMBhWrjrneGu479gX6OKML7PxdovWWTQIeXRFYHGxNLl2RrJlf/LuTrLac74U++SFAAPuiMAMLc\n 1m1Vynjf8yoLalbAD40eFcUbgqPqar8cER+TEmTuhbpNbcDvZwwqwdwPhkq+BkIBYvXcbKBIFDs\n mOUwGUWY0i3C2gAkqp0VgomBAQKADPVheMnnSFDZxn4KmEdsq0xi0OnJ94hy+cnWj3gWrglDih4\n dOINeep00RiqHGcaeXveIws7MShFS7dZaPDPJASfg0Kl8kgCEcDXKIBzHXWVuKbkmZrIBJLVf/3\n kDprU2vTC3NmWBEIREv0kTtGCRMdlTQtDcgLhWjO/CKH5IO5RHU8bmowZdmXPa3MTeLDO9czyNk\n NWDd+Al7SOPw5+IMaWtT82TDNtLRThXJm8jS9pdC96bGH6WQX+BsHkGjdJaQUstlIbpcFg/peJf\n v7BRkR8p9dWVn63w4r/V6RVqJcFjvphtW0Uemq/Y4HxsiAf9EFQFAg4NBGaDVnjhoFQz+lJ6MZC\n QW5KpeTKTRbGItwFe0ldxSnz3r5Jgaqs93T0M3Iw0Noahgu2LkRtp0+dxDcgvnXwGanbqcBmG0P\n hJHYkaQ==", "X-Received": "by 2002:a4a:ee83:0:b0:696:1791:add8 with SMTP id\n 006d021491bc7-69b25cb508fmr1726891eaf.40.1778253181938;\n Fri, 08 May 2026 08:13:01 -0700 (PDT)", "From": "James Hilliard <james.hilliard1@gmail.com>", "Date": "Fri, 08 May 2026 09:12:04 -0600", "Subject": "[PATCH v3 04/32] target/mips: fix Octeon arithmetic destination\n handling", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "8bit", "Message-Id": "\n <20260508-mips-octeon-missing-insns-v2-v3-4-bcbec96357d9@gmail.com>", "References": "\n <20260508-mips-octeon-missing-insns-v2-v3-0-bcbec96357d9@gmail.com>", "In-Reply-To": "\n <20260508-mips-octeon-missing-insns-v2-v3-0-bcbec96357d9@gmail.com>", "To": "qemu-devel@nongnu.org", "Cc": "Laurent Vivier <laurent@vivier.eu>, =?utf-8?q?Philippe_Mathieu-Daud?=\n\t=?utf-8?q?=C3=A9?= <philmd@linaro.org>,\n Aurelien Jarno <aurelien@aurel32.net>,\n Jiaxun Yang <jiaxun.yang@flygoat.com>,\n Aleksandar Rikalo <arikalo@gmail.com>, Huacai Chen <chenhuacai@kernel.org>,\n James Hilliard <james.hilliard1@gmail.com>, Helge Deller <deller@gmx.de>,\n Pierrick Bouvier <pierrick.bouvier@oss.qualcomm.com>,\n Pierrick Bouvier <pierrick.bouvier@oss.qualcomm.com>", "X-Mailer": "b4 0.15.2", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::c2d;\n envelope-from=james.hilliard1@gmail.com; helo=mail-oo1-xc2d.google.com", "X-Spam_score_int": "-7", "X-Spam_score": "-0.8", "X-Spam_bar": "/", "X-Spam_report": "(-0.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FORGED_GMAIL_RCVD=1,\n FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=no autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "BADDU and DMUL write their results to rd, not rt. Route writes through\ngen_store_gpr() so rd == $zero is handled consistently.\n\nSigned-off-by: James Hilliard <james.hilliard1@gmail.com>\n---\nChanges v1 -> v2:\n - Split the BADDU/DMUL destination handling fix out of the Octeon\n arithmetic instruction patch. (suggested by Philippe Mathieu-Daudé)\n\nChanges v2 -> v3:\n - Remove the rd == $zero fast paths and let gen_store_gpr() discard\n writes to $zero. (suggested by Richard Henderson)\n---\n target/mips/tcg/octeon_translate.c | 16 ++++------------\n 1 file changed, 4 insertions(+), 12 deletions(-)", "diff": "diff --git a/target/mips/tcg/octeon_translate.c b/target/mips/tcg/octeon_translate.c\nindex e1f52d444a..4dd7626835 100644\n--- a/target/mips/tcg/octeon_translate.c\n+++ b/target/mips/tcg/octeon_translate.c\n@@ -45,18 +45,14 @@ static bool trans_BADDU(DisasContext *ctx, arg_BADDU *a)\n {\n TCGv_i64 t0, t1;\n \n- if (a->rt == 0) {\n- /* nop */\n- return true;\n- }\n-\n t0 = tcg_temp_new_i64();\n t1 = tcg_temp_new_i64();\n gen_load_gpr(t0, a->rs);\n gen_load_gpr(t1, a->rt);\n \n tcg_gen_add_i64(t0, t0, t1);\n- tcg_gen_andi_i64(cpu_gpr[a->rd], t0, 0xff);\n+ tcg_gen_andi_i64(t0, t0, 0xff);\n+ gen_store_gpr(t0, a->rd);\n return true;\n }\n \n@@ -64,17 +60,13 @@ static bool trans_DMUL(DisasContext *ctx, arg_DMUL *a)\n {\n TCGv_i64 t0, t1;\n \n- if (a->rt == 0) {\n- /* nop */\n- return true;\n- }\n-\n t0 = tcg_temp_new_i64();\n t1 = tcg_temp_new_i64();\n gen_load_gpr(t0, a->rs);\n gen_load_gpr(t1, a->rt);\n \n- tcg_gen_mul_i64(cpu_gpr[a->rd], t0, t1);\n+ tcg_gen_mul_i64(t0, t0, t1);\n+ gen_store_gpr(t0, a->rd);\n return true;\n }\n \n", "prefixes": [ "v3", "04/32" ] }