Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/2231948/?format=api
{ "id": 2231948, "url": "http://patchwork.ozlabs.org/api/1.2/patches/2231948/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260501155421.3329862-13-elder@riscstar.com/", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/1.2/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260501155421.3329862-13-elder@riscstar.com>", "list_archive_url": null, "date": "2026-05-01T15:54:20", "name": "[net-next,12/12] arm64: dts: qcom: qcs6490-rb3gen2: enable TC9564 with a single QCS8081 phy", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "2bc6c9305350af02717198171cf8e2c10e92b159", "submitter": { "id": 89551, "url": "http://patchwork.ozlabs.org/api/1.2/people/89551/?format=api", "name": "Alex Elder", "email": "elder@riscstar.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260501155421.3329862-13-elder@riscstar.com/mbox/", "series": [ { "id": 502478, "url": "http://patchwork.ozlabs.org/api/1.2/series/502478/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=502478", "date": "2026-05-01T15:54:09", "name": "net: enable TC956x support", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/502478/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2231948/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2231948/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-gpio+bounces-35964-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-gpio@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=riscstar-com.20251104.gappssmtp.com\n header.i=@riscstar-com.20251104.gappssmtp.com header.a=rsa-sha256\n header.s=20251104 header.b=DzA+Q4su;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.105.105.114; helo=tor.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35964-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com\n header.i=@riscstar-com.20251104.gappssmtp.com header.b=\"DzA+Q4su\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=209.85.222.175", "smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=riscstar.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=riscstar.com" ], "Received": [ "from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g6bW30hCCz1y04\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 02 May 2026 02:06:07 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 29F6F3095033\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 1 May 2026 15:56:58 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id AB3C73E4C67;\n\tFri, 1 May 2026 15:55:11 +0000 (UTC)", "from mail-qk1-f175.google.com (mail-qk1-f175.google.com\n [209.85.222.175])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 766033E2770\n\tfor <linux-gpio@vger.kernel.org>; Fri, 1 May 2026 15:55:09 +0000 (UTC)", "by mail-qk1-f175.google.com with SMTP id\n af79cd13be357-8f984bddf4eso196908985a.1\n for <linux-gpio@vger.kernel.org>;\n Fri, 01 May 2026 08:55:09 -0700 (PDT)", "from zippy.localdomain (c-75-72-117-212.hsd1.mn.comcast.net.\n [75.72.117.212])\n by smtp.gmail.com with ESMTPSA id\n 6a1803df08f44-8b539aa7293sm26615406d6.22.2026.05.01.08.55.04\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Fri, 01 May 2026 08:55:07 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777650911; cv=none;\n b=CHupWKSQwDyCY53BtrXzaW3w03vbR4WUANqvYsgFVc9zGZwkPNSTqzt2yoiI6+XaZbXgzLq/ErLEGlrm23suhEPjvAw1HmDHhkOzZVzwPc3uSH0SfNUfNnZ2Ip/50TXLJ1omJlhltBlNyX/D9YXqZMEVpe4Ns9dDXrNrOgRQ0l4=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777650911; c=relaxed/simple;\n\tbh=Z3xqXDkBWFDdyrtPSGEDjKxF9Td/NrtBzEpnN319gkM=;\n\th=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version;\n b=ZjA9RebMQ0kyNB0SuIX6tE2ZMfgYsgpiDn7638uFCRqTNuv2Dlgsv53K823njOXfqKw1bBbKftk5LAu0zhatnNCkSl1FXyQOCqgNZ3vniDfEqd1D6qNG6YJOdbbjwVTWQWreNiX5bKFFt2ldM2z5MoQEpAP6OVkvip75EJjOlAQ=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=riscstar.com;\n spf=pass smtp.mailfrom=riscstar.com;\n dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com\n header.i=@riscstar-com.20251104.gappssmtp.com header.b=DzA+Q4su;\n arc=none smtp.client-ip=209.85.222.175", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=riscstar-com.20251104.gappssmtp.com; s=20251104; t=1777650908;\n x=1778255708; darn=vger.kernel.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=sK9EvvjSLddFpBQK0gJ5r1hHzJCQAPB+JE9l90vZOLA=;\n b=DzA+Q4su2yvvRRfMmG+pvSbNjFjSOXqlTNDv2P1wKy3VqX3Giec9uHfh6wKNN3xBMT\n s0nTgTX8lQduq6gsuReitPP84qqxFS87Bn9ISaQn145+5vwCWvKfZEMTNkXLFuWk82Qt\n Ut+pbrkg+w2cEFS464mPqZ1oZLowayqXHYJiSYrlJEjhRjXzkdKX9J4eo4V77MHXYKb8\n 6HJM05xWbO0itdNawm2D6cpUtXHhR99PT3HW9h1EG7dRH7ceqRgiL/bvOy67WOKZqGIo\n wvfBNR2JzFzWucDFOm+Arni3unStcelYJP/vUdY3m3TEBf8ji3ag5NbqOr4nwHy8XJ1F\n 40Aw==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777650908; x=1778255708;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=sK9EvvjSLddFpBQK0gJ5r1hHzJCQAPB+JE9l90vZOLA=;\n b=hGlGWv2B/MpC2jy5GIaNVf7NsfQxIVTG8l4OYFRK8Yx1IgCk0Q69bG/vmgQXTAa7S+\n UAZ9XljCat9vsH43CwQRospcVa5tdUg0QRQI+ipEhDAO3x08ZbSs6tfR6iv6u6lcx0H+\n xgNv72IgS0gPfgMa/Uq+12eDatKqal4bbtunh0HTe4MTjisiH35XCEXiGBHgjVJ5BCuQ\n 4vZH2Y6OFUCBWS1Ytss/yJ4ZCr6ex1obclh0PfO2d+j7IyP438dMrQLVllnv8do7TARY\n TFlYfaxV3k/H0SBP3OYVwbHJVs6/7AOpdPbotaU+WTK/rpH4GjMJB3Po+1l0OoTH0awJ\n mpXg==", "X-Forwarded-Encrypted": "i=1;\n AFNElJ/+S+Ax/KRxyBByZYa1eyvjE7VT7bUb2b8gVz6sIsWbeGKjNeV+/RMi9GLy6FNEzyDzuUTuCbn348Sf@vger.kernel.org", "X-Gm-Message-State": "AOJu0YwgLJ0Ufi2H4Q149vRu2ROHkOyiHqpQIJWJQVpwF7xARohk0lTn\n\tEFkU0p1Q9QrnWktaMLS611HYhmlldgf02uBf2Hoq24qhxtW7513KevnvQUDSKH/vSek=", "X-Gm-Gg": "AeBDiev4Rqi6JTA0jLRCg1iQZu0WXH3CaLqqwGIUwBJeaCUvEXU6Ig8GBVLRjevwctH\n\tMb2pwLtm/2AWn+B4rkMKmoA6Y+MVff1pB7uc/AgGFLmFrmx2RGtKY7Vma04L83rIGRUGZyKjeA9\n\tIwB2So8vLMBnUchjHgZomLXv0rbPGdMJufGIb/MnHau2lpnJrM7ePfxqjWXPW/1iahOc+e23Ms5\n\tCdEY1JJiSSlrqKkVLa+26LTd76j6zcO+ko5eV7p8YzifuNIX18NHbsZ0cAi9dfSqhRf7fXTJfUr\n\t/FdQ2XZeDxYbrr5UKIVlgDlZODvweDuU7bSL2H83Xfs4dim+cBRY88MhXni4XZ6VrYzqWoEnAYP\n\t4Vo1UEb60whCJLWhEYH8KzseouUJAPNkZZRDp2Ey+lAtyUTHmK+ypUAMY5tInygrJ5LLDc/0g4v\n\t5SL8thxhY+CmQIrSbUcIKRpKb6SXJDYUzl1GMU9gc6U8qquoDh+sEXdjC7D1fypaqtOe1XKKQEz\n\tUpEiQ==", "X-Received": "by 2002:a05:620a:171e:b0:8cf:f215:24c6 with SMTP id\n af79cd13be357-8fa86db71dcmr1150937585a.21.1777650908306;\n Fri, 01 May 2026 08:55:08 -0700 (PDT)", "From": "Alex Elder <elder@riscstar.com>", "To": "andrew+netdev@lunn.ch,\n\tdavem@davemloft.net,\n\tedumazet@google.com,\n\tkuba@kernel.org,\n\tpabeni@redhat.com,\n\tmaxime.chevallier@bootlin.com,\n\trmk+kernel@armlinux.org.uk,\n\tandersson@kernel.org,\n\tkonradybcio@kernel.org,\n\trobh@kernel.org,\n\tkrzk+dt@kernel.org,\n\tconor+dt@kernel.org,\n\tlinusw@kernel.org,\n\tbrgl@kernel.org,\n\tarnd@arndb.de,\n\tgregkh@linuxfoundation.org", "Cc": "Daniel Thompson <daniel@riscstar.com>,\n\telder@riscstar.com,\n\tmohd.anwar@oss.qualcomm.com,\n\ta0987203069@gmail.com,\n\talexandre.torgue@foss.st.com,\n\tast@kernel.org,\n\tboon.khai.ng@altera.com,\n\tchenchuangyu@xiaomi.com,\n\tchenhuacai@kernel.org,\n\tdaniel@iogearbox.net,\n\thawk@kernel.org,\n\thkallweit1@gmail.com,\n\tinochiama@gmail.com,\n\tjohn.fastabend@gmail.com,\n\tjulianbraha@gmail.com,\n\tlivelycarpet87@gmail.com,\n\tmatthew.gerlach@altera.com,\n\tmcoquelin.stm32@gmail.com,\n\tme@ziyao.cc,\n\tprabhakar.mahadev-lad.rj@bp.renesas.com,\n\trichardcochran@gmail.com,\n\trohan.g.thomas@altera.com,\n\tsdf@fomichev.me,\n\tsiyanteng@cqsoftware.com.cn,\n\tweishangjuan@eswincomputing.com,\n\twens@kernel.org,\n\tnetdev@vger.kernel.org,\n\tbpf@vger.kernel.org,\n\tlinux-arm-msm@vger.kernel.org,\n\tdevicetree@vger.kernel.org,\n\tlinux-gpio@vger.kernel.org,\n\tlinux-stm32@st-md-mailman.stormreply.com,\n\tlinux-arm-kernel@lists.infradead.org,\n\tlinux-kernel@vger.kernel.org", "Subject": "[PATCH net-next 12/12] arm64: dts: qcom: qcs6490-rb3gen2: enable\n TC9564 with a single QCS8081 phy", "Date": "Fri, 1 May 2026 10:54:20 -0500", "Message-ID": "<20260501155421.3329862-13-elder@riscstar.com>", "X-Mailer": "git-send-email 2.51.0", "In-Reply-To": "<20260501155421.3329862-1-elder@riscstar.com>", "References": "<20260501155421.3329862-1-elder@riscstar.com>", "Precedence": "bulk", "X-Mailing-List": "linux-gpio@vger.kernel.org", "List-Id": "<linux-gpio.vger.kernel.org>", "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit" }, "content": "From: Daniel Thompson <daniel@riscstar.com>\n\nThe QCS6490 RB3Gen2 includes a Toshiba TC9564 (a.k.a. Qualcomm QPS615).\nTC9564 is an twin Ethernet-AVB/TSN bridge with an integrated PCIe switch.\n\nThere are multiple builds of RB3Gen2 with components included/excluded.\nThat means whether or not there is a phy attached to eMAC0 depends on\nthe exact board. However all versions include a TC9564 combined with a\nsingle QCS8081 attached to eMAC1.\n\nAdd properties to the existing PCI nodes to describe how the TC9564 and\nQCS8081 are connected to each other (and to the host SoC).\n\n(Note: \"pci1179,0220\" is documented in the \"net/toshiba,tc956x-dwmac.yaml\"\nbinding, but checkpatch.pl doesn't recognize that.)\n\nCo-developed-by: Alex Elder <elder@riscstar.com>\nSigned-off-by: Alex Elder <elder@riscstar.com>\nSigned-off-by: Daniel Thompson <daniel@riscstar.com>\n---\n arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts | 45 +++++++++++++++++++-\n 1 file changed, 44 insertions(+), 1 deletion(-)", "diff": "diff --git a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts\nindex e393ccf1884af..72c89aa7a2e43 100644\n--- a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts\n+++ b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts\n@@ -308,6 +308,16 @@ vdd_ntn_1p8: regulator-vdd-ntn-1p8 {\n \t\tregulator-enable-ramp-delay = <10000>;\n \t};\n \n+\tqep_1p8: regulator-qep-1p8 {\n+\t\tcompatible = \"regulator-fixed\";\n+\t\tregulator-name = \"qep_1p8\";\n+\t\tgpio = <&pm7325_gpios 8 GPIO_ACTIVE_HIGH>;\n+\t\tregulator-min-microvolt = <1800000>;\n+\t\tregulator-max-microvolt = <1800000>;\n+\t\tenable-active-high;\n+\t\tregulator-always-on;\n+\t};\n+\n \twcn6750-pmu {\n \t\tcompatible = \"qcom,wcn6750-pmu\";\n \t\tpinctrl-0 = <&bt_en>;\n@@ -937,20 +947,46 @@ pcie@3,0 {\n \t\t\tranges;\n \t\t\tbus-range = <0x5 0xff>;\n \n-\t\t\tpci@0,0 {\n+\t\t\ttc956x_emac0: pci@0,0 {\n+\t\t\t\tcompatible = \"pci1179,0220\";\n \t\t\t\treg = <0x50000 0x0 0x0 0x0 0x0>;\n \t\t\t\t#address-cells = <3>;\n \t\t\t\t#size-cells = <2>;\n \t\t\t\tdevice_type = \"pci\";\n \t\t\t\tranges;\n+\n+\t\t\t\tgpio-controller;\n+\t\t\t\t#gpio-cells = <2>;\n \t\t\t};\n \n \t\t\tpci@0,1 {\n+\t\t\t\tcompatible = \"pci1179,0220\";\n \t\t\t\treg = <0x50100 0x0 0x0 0x0 0x0>;\n \t\t\t\t#address-cells = <3>;\n \t\t\t\t#size-cells = <2>;\n \t\t\t\tdevice_type = \"pci\";\n \t\t\t\tranges;\n+\n+\t\t\t\tphy-mode = \"sgmii\";\n+\t\t\t\tphy-handle = <&tc956x_emac1_phy>;\n+\n+\t\t\t\tmdio {\n+\t\t\t\t\tcompatible = \"snps,dwmac-mdio\";\n+\t\t\t\t\t#address-cells = <1>;\n+\t\t\t\t\t#size-cells = <0>;\n+\n+\t\t\t\t\ttc956x_emac1_phy: ethernet-phy@1c {\n+\t\t\t\t\t\tcompatible = \"ethernet-phy-id004d.d101\";\n+\t\t\t\t\t\treg = <0x1c>;\n+\t\t\t\t\t\treset-gpios = <&tc956x_emac0 1 GPIO_ACTIVE_LOW>;\n+\t\t\t\t\t\treset-assert-us = <20>;\n+\t\t\t\t\t\treset-deassert-us = <20>;\n+\n+\t\t\t\t\t\tpinctrl-names = \"default\";\n+\t\t\t\t\t\tpinctrl-0 = <&qep_irq_pin>;\n+\t\t\t\t\t\tinterrupts-extended = <&tlmm 101 IRQ_TYPE_EDGE_FALLING>;\n+\t\t\t\t\t};\n+\t\t\t\t};\n \t\t\t};\n \t\t};\n \t};\n@@ -1524,6 +1560,13 @@ usb_hub_reset_state: usb-hub-reset-state {\n \t\tdrive-strength = <2>;\n \t\tbias-disable;\n \t};\n+\n+\tqep_irq_pin: qep-irq-state {\n+\t\tpins = \"gpio101\";\n+\t\tfunction = \"gpio\";\n+\t\tdrive-strength = <2>;\n+\t\tbias-disable;\n+\t};\n };\n \n &lpass_audiocc {\n", "prefixes": [ "net-next", "12/12" ] }