[{"id":3685228,"web_url":"http://patchwork.ozlabs.org/comment/3685228/","msgid":"<d29621c3-07fc-4720-abff-d8901a0d791c@lunn.ch>","list_archive_url":null,"date":"2026-05-01T21:09:42","subject":"Re: [PATCH net-next 12/12] arm64: dts: qcom: qcs6490-rb3gen2: enable\n TC9564 with a single QCS8081 phy","submitter":{"id":13608,"url":"http://patchwork.ozlabs.org/api/people/13608/","name":"Andrew Lunn","email":"andrew@lunn.ch"},"content":"> +\t\t\t\t\ttc956x_emac1_phy: ethernet-phy@1c {\n> +\t\t\t\t\t\tcompatible = \"ethernet-phy-id004d.d101\";\n> +\t\t\t\t\t\treg = <0x1c>;\n> +\t\t\t\t\t\treset-gpios = <&tc956x_emac0 1 GPIO_ACTIVE_LOW>;\n> +\t\t\t\t\t\treset-assert-us = <20>;\n> +\t\t\t\t\t\treset-deassert-us = <20>;\n> +\n> +\t\t\t\t\t\tpinctrl-names = \"default\";\n> +\t\t\t\t\t\tpinctrl-0 = <&qep_irq_pin>;\n> +\t\t\t\t\t\tinterrupts-extended = <&tlmm 101 IRQ_TYPE_EDGE_FALLING>;\n\nWhat is probably wrong. PHY interrupts are level, not edge.\n\n     Andrew","headers":{"Return-Path":"\n <linux-gpio+bounces-35976-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-gpio@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=lunn.ch header.i=@lunn.ch header.a=rsa-sha256\n header.s=20171124 header.b=xUyVgyn+;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c09:e001:a7::12fc:5321; helo=sto.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35976-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (1024-bit key) header.d=lunn.ch header.i=@lunn.ch\n header.b=\"xUyVgyn+\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=156.67.10.101","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=lunn.ch","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=lunn.ch"],"Received":["from sto.lore.kernel.org (sto.lore.kernel.org\n [IPv6:2600:3c09:e001:a7::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g6kGX05Kyz1yJ0\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 02 May 2026 07:10:43 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sto.lore.kernel.org (Postfix) with ESMTP id D45B2300B196\n\tfor <incoming@patchwork.ozlabs.org>; Fri,  1 May 2026 21:10:12 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 579E5425CDC;\n\tFri,  1 May 2026 21:10:10 +0000 (UTC)","from vps0.lunn.ch (vps0.lunn.ch [156.67.10.101])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id EB41633B970;\n\tFri,  1 May 2026 21:10:08 +0000 (UTC)","from andrew by vps0.lunn.ch with local (Exim 4.94.2)\n\t(envelope-from <andrew@lunn.ch>)\n\tid 1wIv7G-000sqS-0z; Fri, 01 May 2026 23:09:42 +0200"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777669810; cv=none;\n b=W4l3g98BZhpFsuZkCWSC9pIsq5h4lNVtd8XzJxun9loMx9P+T2wKfwbQjSe7CVfDp5/YP6XjWhsr0IUvA3h6h6gO6en9c3arfJLPz22UrRUW/C4+3Z6CS1wzlUqtC/HYbq7bn3G9qYx1KxqcKRg6FLYG6CK7CD3uFGYLCm7wFME=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777669810; c=relaxed/simple;\n\tbh=8vwhmEj1ds+lvlhOHDsrNte2bc84Sf4Msd33m0CUbiw=;\n\th=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:\n\t Content-Type:Content-Disposition:In-Reply-To;\n b=nfsHYlbgEmUNQtDgZybhyNB7OSCeAQvVuEnFJ2IHoUDzoCMNwyZ3ybz+EdJrCKMZ7PpWos4QrJK8YNGqZU4hDwVpPwurxIJHaCKczhkuYczD5bbcp0t6NqE5io3tk0LF5Y3r1mh0Hk868C2cJLUJxEdaIu5VYCVPgK+oLfzNc+0=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=lunn.ch;\n spf=pass smtp.mailfrom=lunn.ch;\n dkim=pass (1024-bit key) header.d=lunn.ch header.i=@lunn.ch\n header.b=xUyVgyn+; arc=none smtp.client-ip=156.67.10.101","DKIM-Signature":"v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lunn.ch;\n\ts=20171124; h=In-Reply-To:Content-Disposition:Content-Type:MIME-Version:\n\tReferences:Message-ID:Subject:Cc:To:From:Date:From:Sender:Reply-To:Subject:\n\tDate:Message-ID:To:Cc:MIME-Version:Content-Type:Content-Transfer-Encoding:\n\tContent-ID:Content-Description:Content-Disposition:In-Reply-To:References;\n\tbh=Q1WDNy2/9CAn7cujUmO6Y0Cm1ZRbbJKZpfwhDTyXnnc=; b=xUyVgyn+KFmigzgExPt9syGNg2\n\tj1OpZX2LVuu8qEROEXUxzbPv3wyWz3bnrsKHQIFyuE351Hu4MtghbJzcRUw6smI/8XbTrpe/Hr+1e\n\tH1NT4RvmdKXIK49XiS3zywAlhH119165VqO3SnxWD15RJ4We4KMUkyIjjlReH68UdZz4=;","Date":"Fri, 1 May 2026 23:09:42 +0200","From":"Andrew Lunn <andrew@lunn.ch>","To":"Alex Elder <elder@riscstar.com>","Cc":"andrew+netdev@lunn.ch, davem@davemloft.net, edumazet@google.com,\n\tkuba@kernel.org, pabeni@redhat.com, maxime.chevallier@bootlin.com,\n\trmk+kernel@armlinux.org.uk, andersson@kernel.org,\n\tkonradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org,\n\tconor+dt@kernel.org, linusw@kernel.org, brgl@kernel.org,\n\tarnd@arndb.de, gregkh@linuxfoundation.org,\n\tDaniel Thompson <daniel@riscstar.com>, mohd.anwar@oss.qualcomm.com,\n\ta0987203069@gmail.com, alexandre.torgue@foss.st.com, ast@kernel.org,\n\tboon.khai.ng@altera.com, chenchuangyu@xiaomi.com,\n\tchenhuacai@kernel.org, daniel@iogearbox.net, hawk@kernel.org,\n\thkallweit1@gmail.com, inochiama@gmail.com, john.fastabend@gmail.com,\n\tjulianbraha@gmail.com, livelycarpet87@gmail.com,\n\tmatthew.gerlach@altera.com, mcoquelin.stm32@gmail.com, me@ziyao.cc,\n\tprabhakar.mahadev-lad.rj@bp.renesas.com, richardcochran@gmail.com,\n\trohan.g.thomas@altera.com, sdf@fomichev.me,\n\tsiyanteng@cqsoftware.com.cn, weishangjuan@eswincomputing.com,\n\twens@kernel.org, netdev@vger.kernel.org, bpf@vger.kernel.org,\n\tlinux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,\n\tlinux-gpio@vger.kernel.org,\n\tlinux-stm32@st-md-mailman.stormreply.com,\n\tlinux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org","Subject":"Re: [PATCH net-next 12/12] arm64: dts: qcom: qcs6490-rb3gen2: enable\n TC9564 with a single QCS8081 phy","Message-ID":"<d29621c3-07fc-4720-abff-d8901a0d791c@lunn.ch>","References":"<20260501155421.3329862-1-elder@riscstar.com>\n <20260501155421.3329862-13-elder@riscstar.com>","Precedence":"bulk","X-Mailing-List":"linux-gpio@vger.kernel.org","List-Id":"<linux-gpio.vger.kernel.org>","List-Subscribe":"<mailto:linux-gpio+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-gpio+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=us-ascii","Content-Disposition":"inline","In-Reply-To":"<20260501155421.3329862-13-elder@riscstar.com>"}}]