get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/1.2/patches/2227928/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2227928,
    "url": "http://patchwork.ozlabs.org/api/1.2/patches/2227928/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260424111330.702272-12-changhuang.liang@starfivetech.com/",
    "project": {
        "id": 42,
        "url": "http://patchwork.ozlabs.org/api/1.2/projects/42/?format=api",
        "name": "Linux GPIO development",
        "link_name": "linux-gpio",
        "list_id": "linux-gpio.vger.kernel.org",
        "list_email": "linux-gpio@vger.kernel.org",
        "web_url": "",
        "scm_url": "",
        "webscm_url": "",
        "list_archive_url": "",
        "list_archive_url_format": "",
        "commit_url_format": ""
    },
    "msgid": "<20260424111330.702272-12-changhuang.liang@starfivetech.com>",
    "list_archive_url": null,
    "date": "2026-04-24T11:13:21",
    "name": "[v1,11/20] dt-bindings: pinctrl: Add starfive,jhb100-per1-pinctrl",
    "commit_ref": null,
    "pull_url": null,
    "state": "new",
    "archived": false,
    "hash": "09e3b4c1305d05796fda037b0c619af6c584996f",
    "submitter": {
        "id": 85771,
        "url": "http://patchwork.ozlabs.org/api/1.2/people/85771/?format=api",
        "name": "Changhuang Liang",
        "email": "changhuang.liang@starfivetech.com"
    },
    "delegate": null,
    "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260424111330.702272-12-changhuang.liang@starfivetech.com/mbox/",
    "series": [
        {
            "id": 501347,
            "url": "http://patchwork.ozlabs.org/api/1.2/series/501347/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=501347",
            "date": "2026-04-24T11:13:16",
            "name": "Add basic pinctrl drivers for JHB100 SoC",
            "version": 1,
            "mbox": "http://patchwork.ozlabs.org/series/501347/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/2227928/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/2227928/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "\n <linux-gpio+bounces-35506-incoming=patchwork.ozlabs.org@vger.kernel.org>",
        "X-Original-To": [
            "incoming@patchwork.ozlabs.org",
            "linux-gpio@vger.kernel.org"
        ],
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35506-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)",
            "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=139.219.146.133",
            "smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=starfivetech.com",
            "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=starfivetech.com",
            "dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=starfivetech.com;"
        ],
        "Received": [
            "from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g2DwY4Bpyz1yD5\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 24 Apr 2026 23:54:37 +1000 (AEST)",
            "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 8963F308113F\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 24 Apr 2026 13:48:52 +0000 (UTC)",
            "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 2B9693D6463;\n\tFri, 24 Apr 2026 13:48:52 +0000 (UTC)",
            "from CHN02-SH0-obe.outbound.protection.partner.outlook.cn\n (mail-sh0chn02on2133.outbound.protection.partner.outlook.cn\n [139.219.146.133])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 0DC6E40DFB9;\n\tFri, 24 Apr 2026 13:48:49 +0000 (UTC)",
            "from ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn\n (2406:e500:c550:17::6) by ZQ4PR01MB1156.CHNPR01.prod.partner.outlook.cn\n (2406:e500:c550:14::9) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9846.22; Fri, 24 Apr\n 2026 11:13:53 +0000",
            "from ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn\n ([fe80::e7d4:256c:b066:850d]) by\n ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn ([fe80::e7d4:256c:b066:850d%5])\n with mapi id 15.20.9846.021; Fri, 24 Apr 2026 11:13:53 +0000"
        ],
        "ARC-Seal": [
            "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777038532; cv=fail;\n b=E7MTBnM7Mm6Y4UHfoh5tfWwF6EU3/3VKjfVAKgIH6V8+/HJwES+X2XiVwnG2G1W+nmVaf2ilA23DBhfjQhZ0IKGlHg1a2/0Z7Dzl0h/zCdvfuPPO89q19VD6GJsnwNS6vjRFmlFyHiDbthmpVpxtX16DvrSjZ7YkXIKxp/BlhI8=",
            "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=IyZ5BqASd2cIla2hRbrwb9Ab97oQsZ1MPsyx5aQr9RlIM4ys82sWi/AyVznOOZtSpU/AlEpOOunwVqi0F5qwqOdbZ38nDYPbrqFAfpX6r8HudaBlOVUtEuiMTf/1WeunsBmL1Nbx2JxtQ3QRIgRWM+XhzvmxHv7/UzUx2Gz1SD2Mhoqr5zCfkxh/USpRaCEwk0NmfIKkx0JhAqHqfXsnXRRH1VNj/jkPSqdVziGDxzPWsdlKoW18dgevFrEQPyC6io85JwuTxxEDA3D+aO5tT2yTCeCkH6DYvYnA1F3qoPDemGRppzqVb8BRRenq8VluZgfjsd8MmCMxZUC6uPTD4w=="
        ],
        "ARC-Message-Signature": [
            "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777038532; c=relaxed/simple;\n\tbh=SsBk5DNRvXgaZsPVPDY/6Tx01QazJgPPCCMyJjuOV3o=;\n\th=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References:\n\t Content-Type:MIME-Version;\n b=q9BYgQA16j0WacYbRJ3rDwnH1QeIOP1LdEi0uOdPTAQNMmfOCvJQ4oiuJDggOs795HjUu9lVzgpek3Hn2gEltrCy/A1bpe6MlFsquICtMEG6PfSR3OuTtQQeZsaOy+CJ/WFV/6SkjR6t5Qs7qLFWfE0q1++uxW6WIF/d5qLyTn4=",
            "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=soP57gcHE6gfZflTaOcdeFk5gwBp45RMSx5fr0POoTQ=;\n b=Ljb5m4HWi+E3TXL4TnQ/RyC7jWLY8NFNWLYYcFtTvqDW7ZAtVOoFMNzOUTFrWnPydc8pgc9TknWrzLEu2JWCczsaSQq5LyMczomAt6E4VyRDFHaBrHSqZb0jQ/8FNYueaFk9/v/PvfJDbZpip4kMqqnYqZ+Bdl31WL+JCORtcZDm5KtvxUblrXTsXl1/AJHP67ndozrE1QiCo7KzgocrCbkrb/Y8NXCAiQTAutMpuxwtdlJSChC054vb1fogRHQ0nlQvT9a3pkVUaVmoh5jZ5FNk1rOT6bpsOvAJD2f8Okrj2YZ5mu1s72qP9u9aJwDknr2OUJ9/ZyWK0r1WFy7w5Q=="
        ],
        "ARC-Authentication-Results": [
            "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=starfivetech.com;\n spf=pass smtp.mailfrom=starfivetech.com;\n arc=fail smtp.client-ip=139.219.146.133",
            "i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=starfivetech.com; dmarc=pass action=none\n header.from=starfivetech.com; dkim=pass header.d=starfivetech.com; arc=none"
        ],
        "From": "Changhuang Liang <changhuang.liang@starfivetech.com>",
        "To": "Linus Walleij <linusw@kernel.org>,\n\tRob Herring <robh@kernel.org>,\n\tKrzysztof Kozlowski <krzk+dt@kernel.org>,\n\tConor Dooley <conor+dt@kernel.org>,\n\tEmil Renner Berthing <kernel@esmil.dk>,\n\tPaul Walmsley <pjw@kernel.org>,\n\tAlbert Ou <aou@eecs.berkeley.edu>,\n\tPalmer Dabbelt <palmer@dabbelt.com>,\n\tAlexandre Ghiti <alex@ghiti.fr>,\n\tPhilipp Zabel <p.zabel@pengutronix.de>,\n\tBartosz Golaszewski <brgl@kernel.org>",
        "Cc": "linux-gpio@vger.kernel.org,\n\tlinux-kernel@vger.kernel.org,\n\tdevicetree@vger.kernel.org,\n\tlinux-riscv@lists.infradead.org,\n\tLianfeng Ouyang <lianfeng.ouyang@starfivetech.com>,\n\tChanghuang Liang <changhuang.liang@starfivetech.com>",
        "Subject": "[PATCH v1 11/20] dt-bindings: pinctrl: Add\n starfive,jhb100-per1-pinctrl",
        "Date": "Fri, 24 Apr 2026 04:13:21 -0700",
        "Message-Id": "<20260424111330.702272-12-changhuang.liang@starfivetech.com>",
        "X-Mailer": "git-send-email 2.25.1",
        "In-Reply-To": "<20260424111330.702272-1-changhuang.liang@starfivetech.com>",
        "References": "<20260424111330.702272-1-changhuang.liang@starfivetech.com>",
        "Content-Transfer-Encoding": "8bit",
        "Content-Type": "text/plain",
        "X-ClientProxiedBy": "SHXPR01CA0025.CHNPR01.prod.partner.outlook.cn\n (2406:e500:c311:1b::34) To ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn\n (2406:e500:c550:17::6)",
        "Precedence": "bulk",
        "X-Mailing-List": "linux-gpio@vger.kernel.org",
        "List-Id": "<linux-gpio.vger.kernel.org>",
        "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>",
        "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>",
        "MIME-Version": "1.0",
        "X-MS-PublicTrafficType": "Email",
        "X-MS-TrafficTypeDiagnostic": "ZQ4PR01MB1202:EE_|ZQ4PR01MB1156:EE_",
        "X-MS-Office365-Filtering-Correlation-Id": "8337a677-bc0b-4ff1-a8ae-08dea1f291aa",
        "X-MS-Exchange-SenderADCheck": "1",
        "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|7416014|52116014|376014|366016|1800799024|38350700014|921020|56012099003|18002099003|22082099003;",
        "X-Microsoft-Antispam-Message-Info": "\n\tgGHoa+8t0Uue4e8iZH7seqPyCd6XMB0GrEFWEWBJSSvkAzPNwTXI2uopwNMvdacLsXqjU3C7NrrXoSkekqgRRXmZm3+y+maLbqazw7DvE9ipYVKB5vWRKjXXrtPT0G8rTWbgxY5g9+xlZmOf1KhVJ0keKdo42Y8U4DCzdCaxjqobY4XLZYUBGKcRaAfOhsCdcqaau5VYzznT9yErKQErIRu35wh+irr5qQj2xoBJpCLN4iXecRNMIHXct98IADtIMsKi7mfpcXxKTg5XZNRAjK1IfZWvYzF7AnXDONWMBeousdlpNHSDX5cRIXgu8Xrk+fj2w0P+QZtAeBAAaV2/siR4Q1QQCYzoqrQ6VFRmKjdx6/iav12FwFUf7nO/dcXEbcF3m8zodSEFOiCZvNVM/wVx9/8Y1NW7odCVIflZZFE6xPrWrkSQ0gXV/SrsMjnwevTbxVnJb1S8Ycf5PMj4eNCISwVf+vCs1+TCW7Ys946X3iUzGOmPnfxoFnXTln6HLhhdL9CnjWBiFyYOF+Nq6TxF2WnyDmweSM6iydI9uYzCPtIytP7VLgwpIZ+Pb4P1RTFqB9ZbuKAL3YWjp1KeXA5Cgg1/LwiJuwlBlg4Fvpk=",
        "X-Forefront-Antispam-Report": "\n\tCIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn;PTR:;CAT:NONE;SFS:(13230040)(7416014)(52116014)(376014)(366016)(1800799024)(38350700014)(921020)(56012099003)(18002099003)(22082099003);DIR:OUT;SFP:1102;",
        "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1",
        "X-MS-Exchange-AntiSpam-MessageData-0": "\n A1RSck5rSVaAv74rmlWDCZgmsop0VL3hyYCcfHJTYyBBH6GKp+BWof5LP6DinPXFTgSTiKcFdKkb44z5i9nElbTnFDVSmk/Xur9p/Goj18/YzxKJWFPjKRASwlzg/EzJu9BbAXD5QV5m6ZRwB1OBqtNnbEEJtZw1+sQEah10xP4oKgAaWEVPhUk6PCfwM6kIwW+NdRKB6ilRdfDZ7pVrVP/3BSgOtRnpEeuHMJrqZIy38OR87Ev0N8TmscjKW93EuQtzaRJT/GXU9SXdxZ+2P+Pn1qR21ZIT2IcWz2qMfG27vPa/LG5tdZ4oY9OjLcNZnCOe3/CmJm0te/u059DIx6tdcSPy9nduLmxuIf7lz4bsXHv2gvIc/H9jKl1koHRUFC9Hy0P7mvc4KMO7oO8wCjtE3OLe9MNhyQrazF1OpN5MpJlklM2mUKurVh42VhVFTaVzyNhOJaxArVVzvz3tERIgVURoAeTc4ER+PxCbATbF3nLs4TlcZT/Gr64G2cf2SapMcF2F7mT4rh4BrGr0wTO6JdEcNneoqkUBHpJuUUYF45RJDoBRp3Qcbokn8F6/hQJc9HQOhn6RyY5mHYiTCMPInxfWo08Ypc7fq11fz3MlXkTGZYt6gpBDA8E+eRU1PqRBOjcpLJmyswbX51sDgC3QgbjOKi0Dqny7+b1jMlub0BRRX2i7kTPcE3JFiwImdyU0AK2dSEAw7uDAKFiaW28qWS/3DxxV1e+E1WpP0N/PdMVvsz730BG6dfgKxXLqevKOtIKntn0JO8MpMGjqzDA0z3O5lkcbhpjpTcWozf3lnMRzYElQS4zUWa0BY6QNbbieCgsioViAoZaRl/5Bb06ANxhxBdLunU95wwjo2GGKS2moevOvo2OKqLSmcGmVRtSXgiwRZXcz8A6pdnuxwm90Bupt6SCScBELus2hOUPetnd2yTNvfxZVqc5Z+uKhCLpAxX6NSDo4onz8GMaa8/Zj2I2nY+Ps7b/hUAFfIAPJ+7vGfOAP7IcqEvWgtx1PgwkS8j7cFcwPANFCuHIVI/MpU9i38+iD2KjvYjO56MFyYfBN3T1nbZcPzmu/UUT4Sc4rvIpTAY5tvo1wjQIWFH2IAmZ+PtuSLzFz6sU44HsktoOUB4zA2SsRRWTEf7AKvnriYdcmfzXoDs+8pv/PKg+mJZ0J48q+8Giy6I/9DCAE9lmMr2NQvMn+cUizowd2iN/EALeQDhveokBrHN88roq0yekzOc89LVCVuFPM+SfhTK8vEXjvGzxhuhDRmD62+B4Nf+m8jX9jrgI27jZtygn8konDAcoxbMrqmdTPNlUZA0YPUGCbV6z62O8rHqH+caChwWuYHrU/gMWkyvv//mQRHQjIOvrycDVXbBtT7P7Zu1KL/HHQ7zoN2seBslB5XjRxjQWKgamX1lXXBoHotcA5i3YvPJkJd3spTxhKY8A9kb6qmWWe6/ehzrnOOQKuJkqFvpKLBpFgPLpt7BvKkXYnLrBYGwAKW7WAL+s7y2cU7UdX1YHBPUs4vMl2+6nCvv6zKIbVbieMSA6chV8KwXLt7Dk/yv6Yz523yOgtxf7uJ75uBWY4PZGR5RKcVBP2ql0u4iWAVzH/JLHdN7kYdPwgfJGzcg8WZ71KLA5ebdMR7uIzzkYiJk8fBjdFsacEFebSoYVPYbWrFfJ2taVzpW+YvRvESOb+J3UwZg7LRvah8hCInTeo0emsnNIglbT27llA+5RcJ3g8PqGcscuJuKiVxjNo73aAIaQW218fW8vS2dbwnZdss8jEB2yrPYw1",
        "X-OriginatorOrg": "starfivetech.com",
        "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 8337a677-bc0b-4ff1-a8ae-08dea1f291aa",
        "X-MS-Exchange-CrossTenant-AuthSource": "\n ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn",
        "X-MS-Exchange-CrossTenant-AuthAs": "Internal",
        "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "24 Apr 2026 11:13:53.2291\n (UTC)",
        "X-MS-Exchange-CrossTenant-FromEntityHeader": "Hosted",
        "X-MS-Exchange-CrossTenant-Id": "06fe3fa3-1221-43d3-861b-5a4ee687a85c",
        "X-MS-Exchange-CrossTenant-MailboxType": "HOSTED",
        "X-MS-Exchange-CrossTenant-UserPrincipalName": "\n ce4IUuPr3BH11KCOnqukvE/H3VgOQZhFQUZtepGIxZPYYcA3n8RcvqYnR5Qvm4Gt359Qvst+E4qPL2kQowEm5O08ORkLj+K8WVNnJLvKKh9fBzQRi0bwerWfGROWu8Gh",
        "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "ZQ4PR01MB1156"
    },
    "content": "Add pinctrl bindings for StarFive JHB100 SoC Peripheral-1(per1) pinctrl\ncontroller.\n\nSigned-off-by: Changhuang Liang <changhuang.liang@starfivetech.com>\n---\n .../pinctrl/starfive,jhb100-per1-pinctrl.yaml | 217 ++++++++++++++++++\n 1 file changed, 217 insertions(+)\n create mode 100644 Documentation/devicetree/bindings/pinctrl/starfive,jhb100-per1-pinctrl.yaml",
    "diff": "diff --git a/Documentation/devicetree/bindings/pinctrl/starfive,jhb100-per1-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/starfive,jhb100-per1-pinctrl.yaml\nnew file mode 100644\nindex 000000000000..b2af4df874df\n--- /dev/null\n+++ b/Documentation/devicetree/bindings/pinctrl/starfive,jhb100-per1-pinctrl.yaml\n@@ -0,0 +1,217 @@\n+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause\n+%YAML 1.2\n+---\n+$id: http://devicetree.org/schemas/pinctrl/starfive,jhb100-per1-pinctrl.yaml#\n+$schema: http://devicetree.org/meta-schemas/core.yaml#\n+\n+title: StarFive JHB100 Peripheral-1 Pin Controller\n+\n+description: |\n+  Pinctrl bindings for JHB100 RISC-V SoC from StarFive Technology Ltd.\n+\n+  The JHB100 SoC has 13 pinctrl domains - sys0, sys0h, sys1, sys2, per0, per1,\n+  per2, per2pok, per3, adc0, adc1, emmc, and vga.\n+  This document provides an overview of the \"per1\" pinctrl domain.\n+\n+  The \"per1\" domain has a pin controller which provides\n+  - function selection for GPIO pads.\n+  - GPIO pad configuration.\n+  - GPIO interrupt handling.\n+\n+  In the Peripheral-1 Pin Controller, there are 36 multi-function GPIO_PADs. Each of them\n+  can be multiplexed to several peripherals through function selection. Each iopad has a\n+  maximum of up to 3 functions - 0, 1, and 2. Function 0 is the default function which is\n+  generally the GPIO function. Function 1 and 2 are the alternate functions or peripheral\n+  signals that can be routed to the iopad. The function selection can be carried out by\n+  writing the function number to the iopad function select register.\n+  Each iopad is configurable with parameters such as input-enable, internal pull-up/pull-down\n+  bias, drive strength, schmitt trigger, slew rate, and debounce width.\n+\n+  This domain contains 4 IO groups which support voltage levels 1.8V and 3.3V\n+  gpioe-spi - comprises PAD_GPIO_C0 through PAD_GPIO_C4.\n+  gpioe-qspi0 - comprises PAD_GPIO_C5 through PAD_GPIO_C11.\n+  gpioe-qspi1 - comprises PAD_GPIO_C12 through PAD_GPIO_C19.\n+  gpioe-qspi2 - comprises PAD_GPIO_C20 through PAD_GPIO_C27.\n+\n+  Each of the above IO groups must be configured with a voltage setting that matches the external\n+  voltage level provided to the IO group.\n+\n+maintainers:\n+  - Alex Soo <yuklin.soo@starfivetech.com>\n+\n+properties:\n+  compatible:\n+    items:\n+      - const: starfive,jhb100-per1-pinctrl\n+\n+  reg:\n+    maxItems: 1\n+\n+  clocks:\n+    maxItems: 1\n+\n+  resets:\n+    maxItems: 1\n+\n+  interrupts:\n+    maxItems: 1\n+\n+  interrupt-controller: true\n+\n+  '#interrupt-cells':\n+    const: 2\n+\n+  gpio-controller: true\n+\n+  '#gpio-cells':\n+    const: 2\n+\n+  gpio-ranges:\n+    maxItems: 1\n+\n+  gpio-line-names: true\n+\n+  gpioe-spi-vref:\n+    description: |\n+        Voltage reference value for the IO group \"gpioe-spi\"\n+        0: voltage reference value for 3.3V\n+        2: voltage reference value for 1.8V\n+    $ref: /schemas/types.yaml#/definitions/uint32\n+    enum: [0, 2]\n+    default: 0\n+\n+  gpioe-qspi0-vref:\n+    description: |\n+        Voltage reference value for the IO group \"gpioe-qspi0\"\n+        0: voltage reference value for 3.3V\n+        2: voltage reference value for 1.8V\n+    $ref: /schemas/types.yaml#/definitions/uint32\n+    enum: [0, 2]\n+    default: 0\n+\n+  gpioe-qspi1-vref:\n+    description: |\n+        Voltage reference value for the IO group \"gpioe-qspi1\"\n+        0: voltage reference value for 3.3V\n+        2: voltage reference value for 1.8V\n+    $ref: /schemas/types.yaml#/definitions/uint32\n+    enum: [0, 2]\n+    default: 0\n+\n+  gpioe-qspi2-vref:\n+    description: |\n+        Voltage reference value for the IO group \"gpioe-qspi2\"\n+        0: voltage reference value for 3.3V\n+        2: voltage reference value for 1.8V\n+    $ref: /schemas/types.yaml#/definitions/uint32\n+    enum: [0, 2]\n+    default: 0\n+\n+patternProperties:\n+  '-grp$':\n+    type: object\n+    additionalProperties: false\n+    patternProperties:\n+      '-pins$':\n+        type: object\n+        description: |\n+          A pinctrl node should contain at least one subnode representing the\n+          pinctrl groups available in the domain. Each subnode will list the\n+          pins it needs, and how they should be configured, with regard to\n+          function selection, bias, input enable/disable, input schmitt\n+          trigger enable/disable, slew-rate and drive strength.\n+        allOf:\n+          - $ref: /schemas/pinctrl/pincfg-node.yaml\n+          - $ref: /schemas/pinctrl/pinmux-node.yaml\n+        unevaluatedProperties: false\n+\n+        properties:\n+          pinmux:\n+            description: |\n+              The list of GPIOs and their function select.\n+              The PINMUX macros are used to configure the\n+              function selection.\n+\n+          bias-disable: true\n+\n+          bias-pull-up:\n+            type: boolean\n+\n+          bias-pull-down:\n+            type: boolean\n+\n+          drive-strength:\n+            enum: [ 2, 4, 8, 12 ]\n+\n+          drive-strength-microamp:\n+            enum: [ 2000, 4000, 8000, 12000 ]\n+\n+          input-enable: true\n+\n+          input-disable: true\n+\n+          input-schmitt-enable: true\n+\n+          input-schmitt-disable: true\n+\n+          slew-rate:\n+            enum: [ 0, 1 ]\n+            default: 0\n+            description: |\n+                0: slow (half frequency)\n+                1: fast\n+\n+          starfive,debounce-width:\n+            $ref: /schemas/types.yaml#/definitions/uint32\n+            default: 0\n+            description:\n+              Debounce width 0 = Disabled, Others = 80ns*N stages\n+\n+          starfive,drive-i2c-fast-mode:\n+            type: boolean\n+            description:\n+              Enable I2C fast mode drive\n+\n+          starfive,drive-i2c-fast-mode-plus:\n+            type: boolean\n+            description:\n+              Enable I2C fast mode plus drive\n+\n+          starfive,i2c-open-drain-pull-up-ohm:\n+            $ref: /schemas/types.yaml#/definitions/uint32\n+            description:\n+              open drain pull-up select\n+            enum: [600, 900, 1200, 2000]\n+            default: 600\n+\n+required:\n+  - compatible\n+  - reg\n+  - resets\n+  - interrupts\n+  - interrupt-controller\n+  - '#interrupt-cells'\n+  - gpio-controller\n+  - '#gpio-cells'\n+  - gpio-ranges\n+\n+additionalProperties: false\n+\n+examples:\n+  - |\n+    soc {\n+        #address-cells = <2>;\n+        #size-cells = <2>;\n+\n+        pinctrl_per1: pinctrl@11b42000 {\n+            compatible = \"starfive,jhb100-per1-pinctrl\";\n+            reg = <0x0 0x11b42000 0x0 0x800>;\n+            resets = <&per1crg 0>;\n+            interrupts = <61>;\n+            interrupt-controller;\n+            #interrupt-cells = <2>;\n+            gpio-controller;\n+            #gpio-cells = <2>;\n+            gpio-ranges = <&pinctrl_per1 0 0 36>;\n+        };\n+    };\n",
    "prefixes": [
        "v1",
        "11/20"
    ]
}