Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/2225579/?format=api
{ "id": 2225579, "url": "http://patchwork.ozlabs.org/api/1.2/patches/2225579/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421075906.2928317-2-frank.chang@sifive.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.2/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260421075906.2928317-2-frank.chang@sifive.com>", "list_archive_url": null, "date": "2026-04-21T07:59:05", "name": "[v3,1/2] target/riscv: Update MISA.C for Zc* extensions", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "157f653ed94dbb8541e17e4a4e350566d507e043", "submitter": { "id": 79604, "url": "http://patchwork.ozlabs.org/api/1.2/people/79604/?format=api", "name": "Frank Chang", "email": "frank.chang@sifive.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421075906.2928317-2-frank.chang@sifive.com/mbox/", "series": [ { "id": 500755, "url": "http://patchwork.ozlabs.org/api/1.2/series/500755/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500755", "date": "2026-04-21T07:59:04", "name": "Set MISA.[C|X] based on the selected extensions", "version": 3, "mbox": "http://patchwork.ozlabs.org/series/500755/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2225579/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2225579/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=sifive.com header.i=@sifive.com header.a=rsa-sha256\n header.s=google header.b=eK22hFD2;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g0FCn13clz1yGt\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 21 Apr 2026 18:00:53 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wF60u-0005H3-Af; Tue, 21 Apr 2026 03:59:20 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <frank.chang@sifive.com>)\n id 1wF60t-0005Gd-01\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 03:59:19 -0400", "from mail-pj1-x102e.google.com ([2607:f8b0:4864:20::102e])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <frank.chang@sifive.com>)\n id 1wF60r-0007vp-Gh\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 03:59:18 -0400", "by mail-pj1-x102e.google.com with SMTP id\n 98e67ed59e1d1-35fbca04006so2085407a91.1\n for <qemu-devel@nongnu.org>; Tue, 21 Apr 2026 00:59:17 -0700 (PDT)", "from hsinchu16.internal.sifive.com ([210.176.154.34])\n by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b5fa9ff729sm155605695ad.15.2026.04.21.00.59.12\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 21 Apr 2026 00:59:14 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=sifive.com; s=google; t=1776758355; x=1777363155; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=ks68krkbR1ZbAf4VuNcdbmPpZZzHykV2qxAIKB6WeA4=;\n b=eK22hFD2j9ekCe6JQjtMM8qLyjVW8XKK/ejx9DN51/w7nBuCnuefcGroQ54PQRi/70\n 3P79PKxfw0zmP0uA8uX2vKd3VrL0uvLn0DLQW+X+3zdq7Ff/2BoII8I3sq5EkyPhr7I6\n 2NZVMFwhJHiwsmOMBF80D0LEYSrZDQRKP2lyEkK2mXaI3eqJ+1EL7ORnIMlpCu6Dis5L\n pfEBh9HxzW+bgHtpTWFJuL4TgZBd9Fw54YAIOo3I7Gty66X4Q3v05lf7F1Ol+Wl6XRaE\n cHhNZ+6leUj+9aE1eAZA6gZF0WolmHaPZf1UZMC23W4psj79icOddCFOe7pUp+PEAkPV\n 3dZw==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776758355; x=1777363155;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=ks68krkbR1ZbAf4VuNcdbmPpZZzHykV2qxAIKB6WeA4=;\n b=BlNcb1cvhsrs0nDGi5ksbLt2Sk9vBmIVdG8tV6kPyznu0TrRmHkzHA6ViRm678TVH7\n BEDHZyw1v6XbDE7t3BiCRdfymglRZ1wdk3eoyLI0kGeorhhHfMfthjVEBJNQjdgzmX6H\n wxW0iu/6bh1VnCQfT8U4brbzPYtP92+qElDTQmIgXwhw99GE67mFt1kyzYFkg+mJADyF\n J3E3Nod7Qkmgj6If9etx9zEmXvq27jXbetxAk5+5nfvRbeaK1wZlhxcTiQ9AnT1R7nMA\n y7vUUyH0RpVFlPe/Wov3HN0htIxLagmGHmQ5oTtGtBgI0plmHmddMWxQsSOk6c+jzCcy\n XlKw==", "X-Gm-Message-State": "AOJu0YxoPbKLSTqAsuyjp56Ofwdv+JHFTFW+O3yt+NP5NgkCbSQeyML0\n uO0K/to42QRSARRrTCneelaruYIj/0owSwoR2earb+UPN3M9SEUb2em+YMRKZnTE+CVgCw1GlHb\n xnsOfh1EPrLNURYMq2G6b8Gue274n6xaR1KTLIrj2ylEPMlpVnQs7h7KBf96xim/SGmVKn1q5A2\n urXLHqXsNCtsricwWRfzZRCuDxarKYVtS+UZoOLZPL9JeAE+9N", "X-Gm-Gg": "AeBDieulPhHbWvnQuLZY61MWGOhrgVG8ruKDeVNzMxphZPb/qYQM0WYIRB62uhzd1WV\n /5NRt6S+DmXDS01vjBg7ETS/RxnBimFifwQhBfa9pivWNaX/C3qkx+/W7PIkfEvtlYVq0i+nW1F\n u0IthrHg0lfeK4Uv0nsMk/iYLk0+fVaVKTzBnBkHNtSVFoTJ4AMD01u2OjSumj7aM0Fh/bybFQ1\n O2tFrkK4FnID0A9yQ8ZCJecofhJy9fKjBtKCpE30WdhaW/zA93Dy5nBjLOqM/1ZS3iw1hdCvFPW\n OfgsVks9+sUN0U2hV06iOhhhgSd35ewv1nQW8PU8UWtWcl4tfzxBexSfEO2d8Ziss9Xs5pyYRCh\n MSuSLPuG64GMRSpqrpgdallC1D2jxpC3k14bnvL1AyCkIh1endWxOuBHxvuxC9xApv9Fv9qy2uX\n sujvdqMi8i/qeMOXvCgQk5mg4jr5t/cVb68OGt4Wo2dum406idVjVRrxl/rbY0", "X-Received": "by 2002:a17:903:1aed:b0:2b0:5ae9:ee4 with SMTP id\n d9443c01a7336-2b5f9ec9cc0mr164188465ad.5.1776758355349;\n Tue, 21 Apr 2026 00:59:15 -0700 (PDT)", "From": "frank.chang@sifive.com", "To": "qemu-devel@nongnu.org", "Cc": "Palmer Dabbelt <palmer@dabbelt.com>,\n Alistair Francis <alistair.francis@wdc.com>,\n Weiwei Li <liwei1518@gmail.com>,\n Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>,\n Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,\n Chao Liu <chao.liu.zevorn@gmail.com>,\n qemu-riscv@nongnu.org (open list:RISC-V TCG CPUs),\n Frank Chang <frank.chang@sifive.com>, Max Chou <max.chou@sifive.com>", "Subject": "[PATCH v3 1/2] target/riscv: Update MISA.C for Zc* extensions", "Date": "Tue, 21 Apr 2026 15:59:05 +0800", "Message-ID": "<20260421075906.2928317-2-frank.chang@sifive.com>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260421075906.2928317-1-frank.chang@sifive.com>", "References": "<20260421075906.2928317-1-frank.chang@sifive.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::102e;\n envelope-from=frank.chang@sifive.com; helo=mail-pj1-x102e.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "From: Frank Chang <frank.chang@sifive.com>\n\nMISA.C is set if the following extensions are selected:\n * Zca and not F.\n * Zca, Zcf and F (but not D) is specified (RV32 only).\n * Zca, Zcf and Zcd if D is specified (RV32 only).\n * Zca, Zcd if D is specified (RV64 only).\n\nTherefore, we need to set MISA.C according to the rules for Zc*\nextensions.\n\nSigned-off-by: Frank Chang <frank.chang@sifive.com>\nReviewed-by: Max Chou <max.chou@sifive.com>\n---\n target/riscv/tcg/tcg-cpu.c | 32 ++++++++++++++++++++++++++++++++\n 1 file changed, 32 insertions(+)", "diff": "diff --git a/target/riscv/tcg/tcg-cpu.c b/target/riscv/tcg/tcg-cpu.c\nindex f3f78088956..0f68560bac1 100644\n--- a/target/riscv/tcg/tcg-cpu.c\n+++ b/target/riscv/tcg/tcg-cpu.c\n@@ -1163,6 +1163,37 @@ static void riscv_cpu_enable_implied_rules(RISCVCPU *cpu)\n }\n }\n \n+/*\n+ * MISA.C is set if the following extensions are selected:\n+ * - Zca and not F.\n+ * - Zca, Zcf and F (but not D) is specified on RV32.\n+ * - Zca, Zcf and Zcd if D is specified on RV32.\n+ * - Zca, Zcd if D is specified on RV64.\n+ */\n+static void riscv_cpu_update_misa_c(RISCVCPU *cpu)\n+{\n+ CPURISCVState *env = &cpu->env;\n+\n+ if (cpu->cfg.ext_zca && !riscv_has_ext(env, RVF)) {\n+ riscv_cpu_set_misa_ext(env, env->misa_ext | RVC);\n+ return;\n+ }\n+\n+ if (riscv_cpu_mxl(env) == MXL_RV32 &&\n+ cpu->cfg.ext_zca && cpu->cfg.ext_zcf &&\n+ (riscv_has_ext(env, RVD) ? cpu->cfg.ext_zcd :\n+ riscv_has_ext(env, RVF))) {\n+ riscv_cpu_set_misa_ext(env, env->misa_ext | RVC);\n+ return;\n+ }\n+\n+ if (riscv_cpu_mxl(env) == MXL_RV64 &&\n+ cpu->cfg.ext_zca && cpu->cfg.ext_zcd) {\n+ riscv_cpu_set_misa_ext(env, env->misa_ext | RVC);\n+ return;\n+ }\n+}\n+\n void riscv_tcg_cpu_finalize_features(RISCVCPU *cpu, Error **errp)\n {\n CPURISCVState *env = &cpu->env;\n@@ -1170,6 +1201,7 @@ void riscv_tcg_cpu_finalize_features(RISCVCPU *cpu, Error **errp)\n \n riscv_cpu_init_implied_exts_rules();\n riscv_cpu_enable_implied_rules(cpu);\n+ riscv_cpu_update_misa_c(cpu);\n \n riscv_cpu_validate_misa_priv(env, &local_err);\n if (local_err != NULL) {\n", "prefixes": [ "v3", "1/2" ] }