Patch Detail

HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2230840,
    "url": "http://patchwork.ozlabs.org/api/1.1/patches/2230840/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260430-enable_wakeup_capable_gpios-v1-1-5de39bf06094@oss.qualcomm.com/",
    "project": {
        "id": 42,
        "url": "http://patchwork.ozlabs.org/api/1.1/projects/42/?format=api",
        "name": "Linux GPIO development",
        "link_name": "linux-gpio",
        "list_id": "linux-gpio.vger.kernel.org",
        "list_email": "linux-gpio@vger.kernel.org",
        "web_url": "",
        "scm_url": "",
        "webscm_url": ""
    },
    "msgid": "<20260430-enable_wakeup_capable_gpios-v1-1-5de39bf06094@oss.qualcomm.com>",
    "date": "2026-04-30T05:54:20",
    "name": "pinctrl: qcom: Unconditionally mark gpio as wakeup enable",
    "commit_ref": null,
    "pull_url": null,
    "state": "new",
    "archived": false,
    "hash": "4934d93f94661c464611844052380a80c9bd30ad",
    "submitter": {
        "id": 93246,
        "url": "http://patchwork.ozlabs.org/api/1.1/people/93246/?format=api",
        "name": "Sneh Mankad",
        "email": "sneh.mankad@oss.qualcomm.com"
    },
    "delegate": null,
    "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260430-enable_wakeup_capable_gpios-v1-1-5de39bf06094@oss.qualcomm.com/mbox/",
    "series": [
        {
            "id": 502206,
            "url": "http://patchwork.ozlabs.org/api/1.1/series/502206/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=502206",
            "date": "2026-04-30T05:54:20",
            "name": "pinctrl: qcom: Unconditionally mark gpio as wakeup enable",
            "version": 1,
            "mbox": "http://patchwork.ozlabs.org/series/502206/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/2230840/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/2230840/checks/",
    "tags": {},
    "headers": {
        "Return-Path": "\n <linux-gpio+bounces-35822-incoming=patchwork.ozlabs.org@vger.kernel.org>",
        "X-Original-To": [
            "incoming@patchwork.ozlabs.org",
            "linux-gpio@vger.kernel.org"
        ],
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=YsD07KxO;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=VMQb29MZ;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.105.105.114; helo=tor.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35822-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)",
            "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"YsD07KxO\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"VMQb29MZ\"",
            "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.168.131",
            "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com",
            "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com"
        ],
        "Received": [
            "from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5k070rJgz1yHZ\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 15:54:46 +1000 (AEST)",
            "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 1F0F6301C90E\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 05:54:44 +0000 (UTC)",
            "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 921544A35;\n\tThu, 30 Apr 2026 05:54:40 +0000 (UTC)",
            "from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com\n [205.220.168.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 367413358B6\n\tfor <linux-gpio@vger.kernel.org>; Thu, 30 Apr 2026 05:54:39 +0000 (UTC)",
            "from pps.filterd (m0279863.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63U3HBLO3729421\n\tfor <linux-gpio@vger.kernel.org>; Thu, 30 Apr 2026 05:54:38 GMT",
            "from mail-pg1-f198.google.com (mail-pg1-f198.google.com\n [209.85.215.198])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4duy1w8e83-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-gpio@vger.kernel.org>; Thu, 30 Apr 2026 05:54:38 +0000 (GMT)",
            "by mail-pg1-f198.google.com with SMTP id\n 41be03b00d2f7-c7993b17335so210345a12.0\n        for <linux-gpio@vger.kernel.org>;\n Wed, 29 Apr 2026 22:54:38 -0700 (PDT)",
            "from hu-smankad-hyd.qualcomm.com ([202.46.22.19])\n        by smtp.gmail.com with ESMTPSA id\n 41be03b00d2f7-c7fd5e6c682sm3914516a12.1.2026.04.29.22.54.34\n        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n        Wed, 29 Apr 2026 22:54:36 -0700 (PDT)"
        ],
        "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777528480; cv=none;\n b=lBue71fnKv4HO09fbvFujS1eNBMI4UAbD/zhwB2s/SGeExS7f6q7miiWaeMH3GVZdwGV9MXvdU6e9oVMF/5yd4AJf87CEi/iUllwpqVdnubQmnJ3rkZ1bVpoLQ1Ow73zfFfRvyB4W4go+z2E2cEHwvMFOHpr10YHqC1CwlPqHo0=",
        "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777528480; c=relaxed/simple;\n\tbh=BpJgaliSBx+fohZC+GCBnwXiaNlDF3bUebjJWarb3lM=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc;\n b=WXFinQ/17yyAGB71gC8s2CaZNR8hnQpbk9n6/Jxlrbc1tdjvI9Vy15hcoJG7KuUCy+ZLGY15yEIdj1lflzVZDnmFA5pt+ji+xiOrYh+3I5H5bW59FN22hdwO6VeDLTM1wAUTI+bbtibrlGZ/mEVqVFDuhnYQEA6G3i3GEkkgMmQ=",
        "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=YsD07KxO;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=VMQb29MZ; arc=none smtp.client-ip=205.220.168.131",
        "DKIM-Signature": [
            "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:message-id\n\t:mime-version:subject:to; s=qcppdkim1; bh=LRDx2hiugsE5taRYICgVuQ\n\tHfUVZXUoQKUB8tQDrNhNo=; b=YsD07KxOosc0UkbwqQea2k1VHrUi4Wc5Zbuezf\n\tCAhFtinwlY9qupVQE+h58dfgFFT7K1EoZjAXNALsV3/T61cBbsx7EYss3gQtIHOI\n\tfQPrdKsDaT/2HSi5toaUq5IOoZOQtqlq4vbQjRjKvWMbVA9HsDOfgZuPW2lfxENf\n\tD7sluI8ZohlKM0/PATbz98hEzIDFk6zKYtLDnFQ8U3QCT9ymObXe0qkA0kqK3Z7U\n\t+KS18tdMN16cmLBJLvGsn3cgzYcdlIXIdgJL8KKCUgIC8/O+DuYCX/gqHvZhsVhf\n\tqywxyPEDXyU0r8ba7fmqnbwqSKXPQcxu7mEM6OCgEp18pzjQ==",
            "v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=oss.qualcomm.com; s=google; t=1777528478; x=1778133278;\n darn=vger.kernel.org;\n        h=cc:to:message-id:content-transfer-encoding:mime-version:subject\n         :date:from:from:to:cc:subject:date:message-id:reply-to;\n        bh=LRDx2hiugsE5taRYICgVuQHfUVZXUoQKUB8tQDrNhNo=;\n        b=VMQb29MZIDiyICXwAFNMsnDF/x7cXkOxwn+cXELm6R/2nmNJxNgtO1rwUh+0ebCvVL\n         7scIuR/1UQqMNLDY3AVnb++ccJp38qrnFmvbS5UqwDhcXGwFuIuglphpvzbbFG0ecnUk\n         Znzf2h0fR2P3UhMp8cnz4UrQNQ4+KEOa1pO7SpgE3Xno9TCT4fVu56MN9FF3uue4KWyh\n         KuqnykURAKDk/M7pwcY9jYDw7OiB/tttEsUAjzk+ZzrMA6tUnUpJiLZCdfqdRmx8A0vx\n         Q5Xwj5Z2trW3KKBM/Iwsu/FTqDcS1mr2h1AyZMAk3k6mGiYDunIplv02D3X/sOQmfyoY\n         L6jQ=="
        ],
        "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=1e100.net; s=20251104; t=1777528478; x=1778133278;\n        h=cc:to:message-id:content-transfer-encoding:mime-version:subject\n         :date:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date\n         :message-id:reply-to;\n        bh=LRDx2hiugsE5taRYICgVuQHfUVZXUoQKUB8tQDrNhNo=;\n        b=Efp9/yJ3AZIiZy+y5EXEFuzAZ74Xb8arixOjoYTINRnGEO1VeRx02bymtfR9nrKiMc\n         hPzQcbaKr9Q0ojkagFwM95VjyKv1cqhPZW8i/oAhmOGMe9P/S7tGS03evkxNJfip8RM1\n         3KDtX/O+HBT+csbJ8KK+nvkh+xXYPI6ERVHxFC5650RkO8NLJWw2nuSGHGuBxkqNjfh6\n         9r6C/kBbdNnCvBbb1tPed1RsaqDQqvo+ZfKI1VMthIpSwX2dB6QxpejOAsb8idUuxHce\n         JxUWpUFHrbv67l6TJEkW25dREW9SKhqF0+551uCeQZSAU4TwnSkFv4TWf1GCF8TIxj8j\n         +KSQ==",
        "X-Forwarded-Encrypted": "i=1;\n AFNElJ/D79LDfcmHWZnUl/7icd/3075hVmgAzqGgxouA/BZrbgoy/ALo1pEp1tn9cniVuLTem0baDRcfn5zA@vger.kernel.org",
        "X-Gm-Message-State": "AOJu0YzEwM+tjpIYTYwDmTwh+Tlpe42nQWuISAD+Do7+iJ9T9GKi7ju/\n\tAyB1OFqnwHikm1k2DkFaTN7JcD2EkZC6sNb377sDgE7jfdjgWzt/2CFB3yPGirfonvENwURbaEU\n\t+z2ZvJMxMlvMCVHisckK2KtMoMThFVk4Z9UtSW1k5J7dT2/XGuEecNxKzYlDP1Rj0NqATHnAw",
        "X-Gm-Gg": "AeBDietFhORvY/Zv4qNb0wacoxlAaU9JOCwde6F7H4ESfZFHbkP/uX37aZj4KdjpID5\n\tCXMbxLG67dL2t/iktc6PB/P/SwX6Q4rCceBodZWOFvM578WC52pgPmTRt+sIaD/SNT1uhTZxV5n\n\tX2Li170hnO/7+CeSme0djWjTArdsZpr+6x36r/tq5LI2Eif3KeoJo5LP+crkQZacpZXM4uVQ0EC\n\tMMksJVQ3oFCbk4CII6KkE2TByyCsxFwdatjaQKt/o7D90uMKxWbtE+yDQMiJdiSKBZJWLFKI+Er\n\tWQKDkmizmhKOYIMWhHZsKqXuj+jYZfbSFzuFKL7rFowSq9J+0dmyOmXgK+aRLC9m/PTlSLqi0st\n\tA+JRBJX1K4qAcjb5EzNWVTn5Ujv4w+jAKACcB81J1JXfIUmq0HPX13sX6TlP6HA==",
        "X-Received": [
            "by 2002:a05:6a20:7291:b0:398:abe1:eaac with SMTP id\n adf61e73a8af0-3a3cf78d1f4mr1736538637.27.1777528477638;\n        Wed, 29 Apr 2026 22:54:37 -0700 (PDT)",
            "by 2002:a05:6a20:7291:b0:398:abe1:eaac with SMTP id\n adf61e73a8af0-3a3cf78d1f4mr1736503637.27.1777528477176;\n        Wed, 29 Apr 2026 22:54:37 -0700 (PDT)"
        ],
        "From": "Sneh Mankad <sneh.mankad@oss.qualcomm.com>",
        "Date": "Thu, 30 Apr 2026 11:24:20 +0530",
        "Subject": "[PATCH] pinctrl: qcom: Unconditionally mark gpio as wakeup enable",
        "Precedence": "bulk",
        "X-Mailing-List": "linux-gpio@vger.kernel.org",
        "List-Id": "<linux-gpio.vger.kernel.org>",
        "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>",
        "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>",
        "MIME-Version": "1.0",
        "Content-Type": "text/plain; charset=\"utf-8\"",
        "Content-Transfer-Encoding": "7bit",
        "Message-Id": "\n <20260430-enable_wakeup_capable_gpios-v1-1-5de39bf06094@oss.qualcomm.com>",
        "X-B4-Tracking": "v=1; b=H4sIAIvu8mkC/x3MTQqDMBAG0KvIrBtIo/h3lSIyxk8dKjEkaAvi3\n Q0u3+adFBEEkdrspIBDomwu4f3KyC7sZigZk8loU+oi1wqOhxX9j7/YfW/ZP5y9bFHZoSnyhlF\n XlaE0+IBJ/s/+6a7rBquweuFtAAAA",
        "X-Change-ID": "20260430-enable_wakeup_capable_gpios-cb9439ae8772",
        "To": "Bjorn Andersson <andersson@kernel.org>, Linus Walleij <linusw@kernel.org>,\n        Neil Armstrong <neil.armstrong@linaro.org>,\n        Krzysztof Kozlowski <krzk@kernel.org>",
        "Cc": "linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org,\n        linux-kernel@vger.kernel.org, stable@vger.kernel.org,\n        Sneh Mankad <sneh.mankad@oss.qualcomm.com>",
        "X-Mailer": "b4 0.14.2",
        "X-Developer-Signature": "v=1; a=ed25519-sha256; t=1777528473; l=1989;\n i=sneh.mankad@oss.qualcomm.com; s=20250818; h=from:subject:message-id;\n bh=BpJgaliSBx+fohZC+GCBnwXiaNlDF3bUebjJWarb3lM=;\n b=m26lDkjcrLAmhfPzGeQ80LMthG6PD/5pZWiZuoYoco4Ka556NNVcA8ZK6PJK0kiAB7nuM3Cyv\n znxLFoObgW0AyLGx8YtC4AMjv7nK3zFqKAU6slaui8vBLYZkH2Bu5XV",
        "X-Developer-Key": "i=sneh.mankad@oss.qualcomm.com; a=ed25519;\n pk=sv57EGwdcfnp6xJmoBCIT1JFSqWI+gawRHkJWj/T2B0=",
        "X-Proofpoint-GUID": "GnFQ2XI7kB0A73jzIN3i-VvgPetnAZDM",
        "X-Proofpoint-ORIG-GUID": "GnFQ2XI7kB0A73jzIN3i-VvgPetnAZDM",
        "X-Authority-Analysis": "v=2.4 cv=DPy/JSNb c=1 sm=1 tr=0 ts=69f2ee9e cx=c_pps\n a=Qgeoaf8Lrialg5Z894R3/Q==:117 a=fChuTYTh2wq5r3m49p7fHw==:17\n a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10\n a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22\n a=EUspDBNiAAAA:8 a=9gMZ1K9C5k9pR_rhVsIA:9 a=QEXdDO2ut3YA:10\n a=x9snwWr2DeNwDh03kgHS:22",
        "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDMwMDA1NSBTYWx0ZWRfX+1qX3tsVd7A6\n OTxcR+O7thLJ6113lg9RG1llzUEmrViFn6fNylhr5Odix/9DlkQ95lTV7qWrSGfMY+JptGJ8Knk\n JEt4Xpz9yR8W2T2nsy4ZH/ndsZcxDAw8XHjHar6wUAuSsIf/Ilv5yAJIijqUYSqH0p/2SNb5yF3\n 3Azt8I5qD6V8wHrPyekYhq0KKRWP6V+/KQm6ayI4QwKvISZFsGIFZcvOYxzOGZL62PzwXj4nc5R\n sbF6xtWPfEc7Mvi6/vpaN3RgR6SOaECDULjwl4JEDfjOZwj3NBmLUe+iBvfMCFxozJAViPdc7JR\n 7XI7zXN+jn2P8SdWgL53FlT7vfLZxUcWTQUqjk2r8BbB0iMj5UqznFd9WtvDO5B0EaiUj2hced2\n OC3NeHnsecu3IF5SfgBuARY7hYo62WTquCxoYK8gXNV5jRF2ZE15P1fbVR+2kjGwtZZ7eUAnq/h\n 8RreX/3NHZFJXFt9T7w==",
        "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-30_01,2026-04-28_01,2025-10-01_01",
        "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n clxscore=1015 priorityscore=1501 malwarescore=0 spamscore=0 bulkscore=0\n lowpriorityscore=0 adultscore=0 impostorscore=0 phishscore=0 suspectscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604300055"
    },
    "content": "The wakeup enable bit needs to be set irrespective of the SoC using PDC or\nMPM as wakeup capable irqchip to allow the GPIO interrupts to be forwarded\nto parent irqchip.\n\nThis is set only for PDC irqchip using additional check skip_wake_irqs\nmaking it impossible for MPM irqchip to detect the GPIO interrupt during\nSoC low power mode since for MPM irqchip the skip_wake_irqs is always\nfalse.\n\nRemove skip_wake_irqs condition when setting wakeup enable bit to allow\nforwarding GPIO interrupts for SoCs using MPM irqchip too.\n\nFixes: 76b446f5b86e (\"pinctrl: qcom: handle intr_target_reg wakeup_present/enable bits\")\nSigned-off-by: Sneh Mankad <sneh.mankad@oss.qualcomm.com>\n---\n drivers/pinctrl/qcom/pinctrl-msm.c | 4 ++--\n 1 file changed, 2 insertions(+), 2 deletions(-)\n\n\n---\nbase-commit: b4e07588e743c989499ca24d49e752c074924a9a\nchange-id: 20260430-enable_wakeup_capable_gpios-cb9439ae8772\n\nBest regards,",
    "diff": "diff --git a/drivers/pinctrl/qcom/pinctrl-msm.c b/drivers/pinctrl/qcom/pinctrl-msm.c\nindex 45b3a2763eb85405fecdd4770ba3d4ab684563f0..96df8eb8f5d3f3bcfe165ac02a07414e491f1178 100644\n--- a/drivers/pinctrl/qcom/pinctrl-msm.c\n+++ b/drivers/pinctrl/qcom/pinctrl-msm.c\n@@ -1247,7 +1247,7 @@ static int msm_gpio_irq_reqres(struct irq_data *d)\n \t * While the name implies only the wakeup event, it's also required for\n \t * the interrupt event.\n \t */\n-\tif (test_bit(d->hwirq, pctrl->skip_wake_irqs) && g->intr_wakeup_present_bit) {\n+\tif (g->intr_wakeup_present_bit) {\n \t\tu32 intr_cfg;\n \n \t\traw_spin_lock_irqsave(&pctrl->lock, flags);\n@@ -1275,7 +1275,7 @@ static void msm_gpio_irq_relres(struct irq_data *d)\n \tunsigned long flags;\n \n \t/* Disable the wakeup_enable bit if it has been set in msm_gpio_irq_reqres() */\n-\tif (test_bit(d->hwirq, pctrl->skip_wake_irqs) && g->intr_wakeup_present_bit) {\n+\tif (g->intr_wakeup_present_bit) {\n \t\tu32 intr_cfg;\n \n \t\traw_spin_lock_irqsave(&pctrl->lock, flags);\n",
    "prefixes": []
}