[{"id":3684472,"web_url":"http://patchwork.ozlabs.org/comment/3684472/","msgid":"<e8c670d6-97f2-40a4-8e7e-9b7857b60ad7@oss.qualcomm.com>","list_archive_url":null,"date":"2026-04-30T06:45:12","subject":"Re: [PATCH] pinctrl: qcom: Unconditionally mark gpio as wakeup enable","submitter":{"id":90731,"url":"http://patchwork.ozlabs.org/api/people/90731/","name":"Maulik Shah (mkshah)","email":"maulik.shah@oss.qualcomm.com"},"content":"On 4/30/2026 11:24 AM, Sneh Mankad wrote:\n> The wakeup enable bit needs to be set irrespective of the SoC using PDC or\n> MPM as wakeup capable irqchip to allow the GPIO interrupts to be forwarded\n> to parent irqchip.\n> \n> This is set only for PDC irqchip using additional check skip_wake_irqs\n> making it impossible for MPM irqchip to detect the GPIO interrupt during\n> SoC low power mode since for MPM irqchip the skip_wake_irqs is always\n> false.\n> \n> Remove skip_wake_irqs condition when setting wakeup enable bit to allow\n> forwarding GPIO interrupts for SoCs using MPM irqchip too.\n> \n> Fixes: 76b446f5b86e (\"pinctrl: qcom: handle intr_target_reg wakeup_present/enable bits\")\n> Signed-off-by: Sneh Mankad <sneh.mankad@oss.qualcomm.com>\n> ---\n>  drivers/pinctrl/qcom/pinctrl-msm.c | 4 ++--\n>  1 file changed, 2 insertions(+), 2 deletions(-)\n> \n> diff --git a/drivers/pinctrl/qcom/pinctrl-msm.c b/drivers/pinctrl/qcom/pinctrl-msm.c\n> index 45b3a2763eb85405fecdd4770ba3d4ab684563f0..96df8eb8f5d3f3bcfe165ac02a07414e491f1178 100644\n> --- a/drivers/pinctrl/qcom/pinctrl-msm.c\n> +++ b/drivers/pinctrl/qcom/pinctrl-msm.c\n> @@ -1247,7 +1247,7 @@ static int msm_gpio_irq_reqres(struct irq_data *d)\n>  \t * While the name implies only the wakeup event, it's also required for\n>  \t * the interrupt event.\n>  \t */\n\n\nPasting full comment from driver, since this is not visible in the diff.\n\n       /*\n         * If the wakeup_enable bit is present and marked as available for the\n         * requested GPIO, it should be enabled when the GPIO is marked as\n         * wake irq in order to allow the interrupt event to be transfered to\n         * the PDC HW.\n         * While the name implies only the wakeup event, it's also required for\n         * the interrupt event.\n         */\n\nCan you update in the above comment also to mention both PDC and MPM HW.\nWhile touching this comment, please also correct spelling typo for transfered.\n\n\"transferred to the PDC/MPM HW.\"\n\nPost this update,\n\nReviewed-by: Maulik Shah <maulik.shah@oss.qualcomm.com>\n\nThanks,\nMaulik\n\n> -\tif (test_bit(d->hwirq, pctrl->skip_wake_irqs) && g->intr_wakeup_present_bit) {\n> +\tif (g->intr_wakeup_present_bit) {\n>  \t\tu32 intr_cfg;\n>  \n>  \t\traw_spin_lock_irqsave(&pctrl->lock, flags);\n> @@ -1275,7 +1275,7 @@ static void msm_gpio_irq_relres(struct irq_data *d)\n>  \tunsigned long flags;\n>  \n>  \t/* Disable the wakeup_enable bit if it has been set in msm_gpio_irq_reqres() */\n> -\tif (test_bit(d->hwirq, pctrl->skip_wake_irqs) && g->intr_wakeup_present_bit) {\n> +\tif (g->intr_wakeup_present_bit) {\n>  \t\tu32 intr_cfg;\n>  \n>  \t\traw_spin_lock_irqsave(&pctrl->lock, flags);\n> \n> ---\n> base-commit: b4e07588e743c989499ca24d49e752c074924a9a\n> change-id: 20260430-enable_wakeup_capable_gpios-cb9439ae8772\n> \n> Best regards,","headers":{"Return-Path":"\n <linux-gpio+bounces-35824-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-gpio@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=Ab9JEHLX;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=Y8hjnirZ;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35824-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"Ab9JEHLX\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"Y8hjnirZ\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.180.131","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5l6d5hkdz1yHZ\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 16:45:29 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id B8E3E3016004\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 06:45:24 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 8E316377ED4;\n\tThu, 30 Apr 2026 06:45:21 +0000 (UTC)","from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com\n [205.220.180.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 0F44132F75B\n\tfor <linux-gpio@vger.kernel.org>; Thu, 30 Apr 2026 06:45:19 +0000 (UTC)","from pps.filterd (m0279869.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63U44ZeD2099577\n\tfor <linux-gpio@vger.kernel.org>; Thu, 30 Apr 2026 06:45:19 GMT","from mail-pl1-f198.google.com (mail-pl1-f198.google.com\n [209.85.214.198])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4duyr40fmc-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-gpio@vger.kernel.org>; Thu, 30 Apr 2026 06:45:18 +0000 (GMT)","by mail-pl1-f198.google.com with SMTP id\n d9443c01a7336-2b4678c6171so6459105ad.1\n        for <linux-gpio@vger.kernel.org>;\n Wed, 29 Apr 2026 23:45:18 -0700 (PDT)","from [10.217.198.242] ([202.46.22.19])\n        by smtp.gmail.com with ESMTPSA id\n d2e1a72fcca58-834ed5ccb1fsm4173594b3a.17.2026.04.29.23.45.13\n        (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);\n        Wed, 29 Apr 2026 23:45:16 -0700 (PDT)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777531521; cv=none;\n b=oxhiadgu9FC4iOMmYs+K0Tx7rWjJZIv2DZYcMadg3cYq2lJLSSqCErHo3AaaKoTmnq2zsitUaG6XM5kmcxgQcgOfuV3veDniuBBEw8SUEgsnbtz+IBWISaC7dQpHdCGxvDea0YCzFozaGVWc7mkGM3hdFGuWJJBURqOWHKVuVFE=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777531521; c=relaxed/simple;\n\tbh=9SCXbzviY6OXspooHF0q4LaAr+4xBTp28S9n+XC3BU4=;\n\th=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:\n\t In-Reply-To:Content-Type;\n b=liUQw9z0ko0Y+an6q9W3Vg9ZS2j3j6L0hvXY3ZdsHjkfrvDXNpqJRB3kf4eH3F9rRaZi6mVcxb+H14TLfi7/1rFza1GUA310ZLgs+95746Yogl9d2PfxXRlNGPvGy/3y5ngmW5YsQogBJZDjmTGS/dFqRTqhXsgFRemwxPinkxw=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=Ab9JEHLX;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=Y8hjnirZ; arc=none smtp.client-ip=205.220.180.131","DKIM-Signature":["v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:in-reply-to\n\t:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=\n\t9GCqJLduvd/1QTWe87UsZI1ikcjTcDiUgafH+NTT2m8=; b=Ab9JEHLXMRjzdwXp\n\tXxifaZW3IFGwZ4aIZxhPwzwIbH//rxzJmRE2kiVG9HstjIdOzkP20RV796HraJOH\n\tu0DwMR1T53DIi/b2WMWMNCvYlCnYiq/ORzqxj5fpj3IdFizPpvNX3gw//wNA9pXa\n\t1Gt+TxV5KqdVAGgJFrif9qfItQR/U332H0UeYoZNoFT3avPWpNFf7Jj6znV7bSrA\n\txPRVmZqUb1asTzfLCxcQIC9tkWHAgGhdS1ZdCxAZe5Bom8jboc81K6MI0eSohTGd\n\tvG1e7TZBJ2zX/eqYsAfgQ4HHk0ao6hLUQ7BP3moKCmNLY//as7l2ojeK3BRa4Wo6\n\tanwp1Q==","v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=oss.qualcomm.com; s=google; t=1777531518; x=1778136318;\n darn=vger.kernel.org;\n        h=content-transfer-encoding:in-reply-to:from:content-language\n         :references:cc:to:subject:user-agent:mime-version:date:message-id\n         :from:to:cc:subject:date:message-id:reply-to;\n        bh=9GCqJLduvd/1QTWe87UsZI1ikcjTcDiUgafH+NTT2m8=;\n        b=Y8hjnirZ/x8HEbDX5hcq2d51I+uejXeXApakT8eJdgp/cRZY4sPxZjc38t7vO5uElF\n         5DYfQWYNL8RyXVwFWENXJHioMFTaCB0KSAyed5RdrD+J6JfHlmceXJ0MhgWbagUk+jvY\n         rE7DtDtdPFCoX06hSoBkQZkrZ6pTT19gHVz4Ci/jt8b7T185sBXsJQq4QblMwQCaoCyc\n         oKlRw41rbwkFOVJcge6b+6j0fHPQ2TiEJFSLMgVRcxuY5dOVN3LKhYiCwMjUgGW0XLq4\n         b0iwYeITDO8++Ax4SycpfJkadjFnPc6nkd/BrwO0kRqPs+fOKniRFnum411wp9TgFWTP\n         Nbfw=="],"X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=1e100.net; s=20251104; t=1777531518; x=1778136318;\n        h=content-transfer-encoding:in-reply-to:from:content-language\n         :references:cc:to:subject:user-agent:mime-version:date:message-id\n         :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id\n         :reply-to;\n        bh=9GCqJLduvd/1QTWe87UsZI1ikcjTcDiUgafH+NTT2m8=;\n        b=RRWjH8ywK7ga1OOeY5eu423JRd1QwX0kurrOsGcLOrhUvoJbwoROwlsKNUSDypnP3d\n         HO2Y6P2mFR+dqFX9Auyobk8YrqHZ3BeFSH34QYgBPRv327o4Df+b7U4bCb1DpqYTXROC\n         T6NoshQp90kNQEHjolzLWSClEcIhiPgpLNigJ6XsSbMp9itTJE8qjDbsa0PKmEMKjpdW\n         tuSHTfqOUfieuL7hG+iMpJ3N5aWDKsNuCRq0jMrIoi9vhXxAwDHa9K90KdJcMl9ulkGW\n         b3xBzCzCTN7cihRRCh9mY5oxyHSK0lWVLBvA+wIUbNRcdYnPTCDPInSPTF357DO4716x\n         GGQQ==","X-Forwarded-Encrypted":"i=1;\n AFNElJ9KOAAYqb6rS4xL7+Sou/prGMNwhq6vrbd5VgefgJfAcBeHxMhQGe671/NN9mZ5D/NByfKR3ykJhIE/@vger.kernel.org","X-Gm-Message-State":"AOJu0YycDtumXDlAXuOrS/Dud3pWnYgGa16wYBSJ4rZ3LgyXDo7c716A\n\tLcNDtvH9AXdfiN1jcbO4cy1ovWyY1KMLi8q4pIXpR8sNrKeFAf177XC9612ZS1Du2fbT5rRaLxi\n\tbae88mcPV0it7/hCDtFnWZhzoUGHZLmvzDNV3InrUJ45vmJ0Q5GSIhDhLE6IA+3OG","X-Gm-Gg":"AeBDieup8GHA29yfD83OCTqiLN/Ldn2VOln8jTpPwrNbmEe/ukDxmUoNsLCexrEpOx2\n\tqRPtSJ5PaToryH3op9dvaWZz+EaV/yQfCd0BSyD1a6Yvscr8wmboW98fMwVodZwBq4gTl0+cwSj\n\t7QqALX2ZC9N5EBAlCoRRUOkDGUxW96Qlj7tXkYVAbzePN8x1OF17zkuXws7j8GLfkfUadHfw5z/\n\tuOXemNT5TdNUGmhuwQdzd+EY7yqJUnyN2cM8MzgKwKqn+J0peoHaXHtm74BMtU6dHNcvBehfzgT\n\tvD9dQZEHaSfn8X8V1sl7SToVaOJTnPqVzIKJtbTZSBO8146AtwhqwwhcjfrK8LuGy8KduCi91PB\n\t12TzZkFhqWDl9kHKvkhydAiQuQULLnQDe4xgTUhA4KsVmECS0aT/42QL9pxbAQA==","X-Received":["by 2002:a05:6a20:a120:b0:3a2:d79c:4161 with SMTP id\n adf61e73a8af0-3a3cf86fe19mr1867962637.47.1777531517765;\n        Wed, 29 Apr 2026 23:45:17 -0700 (PDT)","by 2002:a05:6a20:a120:b0:3a2:d79c:4161 with SMTP id\n adf61e73a8af0-3a3cf86fe19mr1867919637.47.1777531517182;\n        Wed, 29 Apr 2026 23:45:17 -0700 (PDT)"],"Message-ID":"<e8c670d6-97f2-40a4-8e7e-9b7857b60ad7@oss.qualcomm.com>","Date":"Thu, 30 Apr 2026 12:15:12 +0530","Precedence":"bulk","X-Mailing-List":"linux-gpio@vger.kernel.org","List-Id":"<linux-gpio.vger.kernel.org>","List-Subscribe":"<mailto:linux-gpio+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-gpio+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","User-Agent":"Mozilla Thunderbird","Subject":"Re: [PATCH] pinctrl: qcom: Unconditionally mark gpio as wakeup enable","To":"Sneh Mankad <sneh.mankad@oss.qualcomm.com>,\n        Bjorn Andersson <andersson@kernel.org>,\n        Linus Walleij <linusw@kernel.org>,\n        Neil Armstrong <neil.armstrong@linaro.org>,\n        Krzysztof Kozlowski <krzk@kernel.org>","Cc":"linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org,\n        linux-kernel@vger.kernel.org, stable@vger.kernel.org","References":"\n <20260430-enable_wakeup_capable_gpios-v1-1-5de39bf06094@oss.qualcomm.com>","Content-Language":"en-US","From":"\"Maulik Shah (mkshah)\" <maulik.shah@oss.qualcomm.com>","In-Reply-To":"\n <20260430-enable_wakeup_capable_gpios-v1-1-5de39bf06094@oss.qualcomm.com>","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"7bit","X-Authority-Analysis":"v=2.4 cv=bJcm5v+Z c=1 sm=1 tr=0 ts=69f2fa7e cx=c_pps\n a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=fChuTYTh2wq5r3m49p7fHw==:17\n a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10\n a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22\n a=EUspDBNiAAAA:8 a=gK-aurLV-Wj7dvaEeU8A:9 a=QEXdDO2ut3YA:10\n a=GvdueXVYPmCkWapjIL-Q:22","X-Proofpoint-Spam-Details-Enc":"AW1haW4tMjYwNDMwMDA2NCBTYWx0ZWRfX7cqydoVmxxxZ\n EO5P5O+3kqZiZtYFUF1qk9AN3QH6yy1faFOkVp3l6mfded0UyIq9v/57o+oyk9rsUwc3ttaoPGN\n 3SFvedSrhaAKK5zz5suKFhz4pQfSjIBvTA+ycDXUR21jEUh7NJuTRZOh1pff1N9HeDGNYpsnNQT\n rJ0vRfXZjNa336Bcnih8Ku/tq1bQe/plGUZTwwGZ2EsPW8TANvGDmOQqoKenOSVZjdkb7GKd9wP\n XwBMK+LibzAhr5A64BILFpeWYFt+PHrWo0GXM5peYQkDDSOXjTfjv+6tvWByA+eMsg80bDVM5a+\n gx/aZk+Ugp3NGkKowWDbi5tgkzvfumQcR9pdDEiSHNiqnyKAvUwlhfu/In5Ip1sOrND09u6JDFx\n +YC1qQjx2MvJjBLCb2zRhSNcPYPMEHb+ltlmYZng5HxgU3B/h+Dy0fwivvvOBmYeCLSXh0V7bmO\n 28BEoen4VM8OkR//lpA==","X-Proofpoint-GUID":"yyOVRoCG6f2gkTNTNnLY0wDekPn1kyih","X-Proofpoint-ORIG-GUID":"yyOVRoCG6f2gkTNTNnLY0wDekPn1kyih","X-Proofpoint-Virus-Version":"vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-30_02,2026-04-28_01,2025-10-01_01","X-Proofpoint-Spam-Details":"rule=outbound_notspam policy=outbound score=0\n spamscore=0 bulkscore=0 clxscore=1015 suspectscore=0 adultscore=0\n lowpriorityscore=0 impostorscore=0 phishscore=0 malwarescore=0\n priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc=\n route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000\n definitions=main-2604300064"}}]