Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2229780/?format=api
{ "id": 2229780, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2229780/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260428163548.154392-2-krzysztof.kozlowski@oss.qualcomm.com/", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/1.1/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260428163548.154392-2-krzysztof.kozlowski@oss.qualcomm.com>", "date": "2026-04-28T16:35:49", "name": "[v2] pinctrl: qcom: Make important drivers default", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "c58333bf98042a6743177076eab84c6f3aa3ca1a", "submitter": { "id": 92171, "url": "http://patchwork.ozlabs.org/api/1.1/people/92171/?format=api", "name": "Krzysztof Kozlowski", "email": "krzysztof.kozlowski@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260428163548.154392-2-krzysztof.kozlowski@oss.qualcomm.com/mbox/", "series": [ { "id": 501916, "url": "http://patchwork.ozlabs.org/api/1.1/series/501916/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=501916", "date": "2026-04-28T16:35:49", "name": "[v2] pinctrl: qcom: Make important drivers default", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/501916/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2229780/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2229780/checks/", "tags": {}, "headers": { "Return-Path": "\n <linux-gpio+bounces-35723-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-gpio@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=cGjW8Idf;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=IXHv3VvD;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c15:e001:75::12fc:5321; helo=sin.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35723-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"cGjW8Idf\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"IXHv3VvD\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.180.131", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com" ], "Received": [ "from sin.lore.kernel.org (sin.lore.kernel.org\n [IPv6:2600:3c15:e001:75::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g4nzY5Y1pz1xrS\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 29 Apr 2026 03:51:05 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id CF67331DC9F0\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 28 Apr 2026 16:36:09 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 9A4253264DD;\n\tTue, 28 Apr 2026 16:35:58 +0000 (UTC)", "from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com\n [205.220.180.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 66B731ADC7E\n\tfor <linux-gpio@vger.kernel.org>; Tue, 28 Apr 2026 16:35:56 +0000 (UTC)", "from pps.filterd (m0279871.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63SFsQPg3705090\n\tfor <linux-gpio@vger.kernel.org>; Tue, 28 Apr 2026 16:35:55 GMT", "from mail-vk1-f197.google.com (mail-vk1-f197.google.com\n [209.85.221.197])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dttxh9g9m-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-gpio@vger.kernel.org>; Tue, 28 Apr 2026 16:35:55 +0000 (GMT)", "by mail-vk1-f197.google.com with SMTP id\n 71dfb90a1353d-56eeaefec9bso11663288e0c.2\n for <linux-gpio@vger.kernel.org>;\n Tue, 28 Apr 2026 09:35:55 -0700 (PDT)", "from quoll ([178.197.219.94])\n by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-48a7b571b83sm4322655e9.13.2026.04.28.09.35.51\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 28 Apr 2026 09:35:52 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777394158; cv=none;\n b=quIm3ys+UNmsoYsDVi1VtoHsG/cQY983kjJMnEudwZ6rYEwBR+/A5oIx49gI1py64kNeWVdDnpoRlllXpxKf4E3A23+HWmW8R3g8tNCDvCRvD5EBbmnmra363PhpWzu4G+9jdZnB1uTO9F9NSIPJjqT3NvZKW/zlC2tS9vqQH6c=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777394158; c=relaxed/simple;\n\tbh=jI0tPC4tDd+wKQNIa7rfhf0kb0nJRXzO/zQ9FpQLENE=;\n\th=From:To:Cc:Subject:Date:Message-ID:MIME-Version;\n b=s3a4kHDSzv+vfhEkZN1NMuz3gHO+yvEjEHSctUelcJ2CCBkCXXiUS57SpfgMRLfbDkGOheUcYYTFMtCcn4gA+32X00t5A0RCSuuS/UyZ18f+3YTsNsPd/wUsYpHfk7KjsccDEQAftgnRPGz9yMVntpl3EmTySwWd8496Y9IffHw=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=cGjW8Idf;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=IXHv3VvD; arc=none smtp.client-ip=205.220.180.131", "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:date:from:message-id:mime-version\n\t:subject:to; s=qcppdkim1; bh=oadSlOUD1KzxQRufIOtEIqEZGmpUhIcER7I\n\tFi124J44=; b=cGjW8Idfh1zhYa2bPuf5WUE8oOCNq4EmnncWC81THy9z3cDwezE\n\tKaiOQOSxEPY0ObCbhplbu9kBbgRlJq2f60VNTSsAbw0pJnT5JQt86vycFvUpjUc1\n\tb6lZaY7wEGOb4pwfM35C5GgsAr9gZW3qPw4QtHelKvp3L1Fwpvb5xmpta5Bn1T4c\n\tXBHNcToPg+AE9Q+/O9y4exJMZCYiJhpzwuBRMhUHipbZwbCxJrq8K31J5IFiMfeT\n\t1MIEQYVa8cRKuHguf+LMonTV+g2bRmiAhXY7rZHmQfi41RrJwAyBK+xwXoY1KQi6\n\thkHQ/b/r6czz/DgPbk7u9W3TLRNzpaB8rVw==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1777394154; x=1777998954;\n darn=vger.kernel.org;\n h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n :to:from:from:to:cc:subject:date:message-id:reply-to;\n bh=oadSlOUD1KzxQRufIOtEIqEZGmpUhIcER7IFi124J44=;\n b=IXHv3VvDLaPZ6jVZKLylLEiyVPbLKR5vDsfyel16drKBcpCmHRz9xAKB81ezVvo2mM\n S7TbQv0CkDahqBS7KEj5EY8NXrQnUrP9qH9FUe7k9u9WkOaFeMid5lF8rr896R7xgUsw\n 69xjlLGXTsOSk5unFPxRPBUEBr8Y4ZojI6ejNaq5J7h8WM6ISn6oBeb8s9ZD4aOK89Wt\n Cy3rhQwABRv5MPLKRvFR+NbSQ0kPWqv6MVW56d4t5+ATV8OXab2bWsP/NvdpJaJKEKl+\n F8zO6BQNU2ubFLxQaTnGsu+BVtSImLsQU4wK1zhvrPcRdR2QVVwiQxLbauYMdBOAXMDD\n Zzzg==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777394154; x=1777998954;\n h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date\n :message-id:reply-to;\n bh=oadSlOUD1KzxQRufIOtEIqEZGmpUhIcER7IFi124J44=;\n b=pltLU4uf+DE4yZaFeQIFpuDinviqIZrOudHITGyysuVBL5y3dtMGEfakWOiy+XaINS\n FXZ2exN7GJjCJ0dpuCy9hkwJkqEVwMxQaAK1jpst3uh15aUUnO6ZVyCeB/Sn7ZQdaGxU\n Itzt1BbYo2i25M61L4WjKHoVwbFJMfWpWbSyTc7tD2QjtLsVc0NG3IHEVowvtEO2ENZ6\n uC+rgOEo0KWllcR3mfkXKhNyxPVRYabzZ6YtNGZHLQOcAm/01cWqxpCv4ZhjZE2Z/8Rb\n KJ306KHyv1X/9ehb3d1ct5s+TOwuS884Fri7rLW+ti+J/Blrdud1Lza7X8FlJKi5/5gc\n zvQA==", "X-Forwarded-Encrypted": "i=1;\n AFNElJ/EznpIvRKUHoTNWe/5fEw9ELEgRWbjHSOix0sIjtnuf6r4wD3S2+6kO7qjhw0jx096EKvFxkbuGb+j@vger.kernel.org", "X-Gm-Message-State": "AOJu0Yyrnq9eFO4hrPtjUOZpWgrKK1iNwIBxqGRiCBfusZv2ms72MSqU\n\thsEPRDpWP4mnsvxkn1EvlCGqyiOe2m5oc+jI+g4KaCENfvHS62P22z683Vs66RN1G6XHD8YEhVJ\n\twNPFmk9NIlYOicsiXcipVdoGNopM/uZwZijjUbSXGB6ylOU/fOppZAri3lT7SVJfQ", "X-Gm-Gg": "AeBDietd83+gbCSkuUh8+1tWUEZV1jos80fw0bq8RWwcpC2J/+hV8c/+wsHUdWFo5J+\n\tQL42O2YQOnExfptPASaLIDZARkgLltvcNp1q87I2Xbghs8gsFjIA8evol57IK9s9/oklgB/h+g2\n\tWTmx2Sht47UI367ZfxGeuUFvuy6E6ViVXnGmdMiB2qoqG7EsRoOo6XqC1bkdWSdhGzEgUaRfy9P\n\t0GNID+6HFCssJaHRPuAig2E8hsvfWAjdQRVbc5+ZCnS51kiaHQwzb8bStlT5pWLnA1N387ihqDG\n\tWsyWiKypky+rJRkG5v0CewT3zlptUnv8BfMG7kwF9YQ5h3j01nhRJRzIXPdbK0eBUinBvlopbge\n\tmj1C4G8dRaMqoeqlBcWlWhSBzn+n57uas8HYuLe9xXxJ74+c=", "X-Received": [ "by 2002:a05:6122:1827:b0:56e:e9cf:710e with SMTP id\n 71dfb90a1353d-573a554147cmr2156733e0c.3.1777394154035;\n Tue, 28 Apr 2026 09:35:54 -0700 (PDT)", "by 2002:a05:6122:1827:b0:56e:e9cf:710e with SMTP id\n 71dfb90a1353d-573a554147cmr2156692e0c.3.1777394153154;\n Tue, 28 Apr 2026 09:35:53 -0700 (PDT)" ], "From": "Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>", "To": "Russell King <linux@armlinux.org.uk>,\n Bjorn Andersson <andersson@kernel.org>,\n Konrad Dybcio <konradybcio@kernel.org>,\n Linus Walleij <linusw@kernel.org>,\n linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,\n linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org", "Cc": "Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>,\n Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>", "Subject": "[PATCH v2] pinctrl: qcom: Make important drivers default", "Date": "Tue, 28 Apr 2026 18:35:49 +0200", "Message-ID": "<20260428163548.154392-2-krzysztof.kozlowski@oss.qualcomm.com>", "X-Mailer": "git-send-email 2.51.0", "Precedence": "bulk", "X-Mailing-List": "linux-gpio@vger.kernel.org", "List-Id": "<linux-gpio.vger.kernel.org>", "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-Developer-Signature": "v=1; a=openpgp-sha256; l=24788;\n i=krzysztof.kozlowski@oss.qualcomm.com;\n h=from:subject; bh=jI0tPC4tDd+wKQNIa7rfhf0kb0nJRXzO/zQ9FpQLENE=;\n b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBp8OHk6FOkpu8G1Z3z5YeWnKa5tH+H4Il/UBP0K\n TnyDmlqcOGJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCafDh5AAKCRDBN2bmhouD\n 1xbSEACVWaSfg/3/Rl4J20T2pJ/7vYHFM3oWEY6x/vgJz6+WrXY1NVYXAb5J5BjstVQdeShKQo+\n iSIaWLiXZqiOeLuc2JDdn45rm/7DXV9uZaGX4UcQ9jXfUl1YDAcBU4JE4CznplKYtFdMkIvMTDN\n b2Xd1A05J7W6kmASJb1IvuEs7HcCAvODbUQJyUDWKATvBLdSSBei8FumvEvHbLGYhzuW2C0lDDw\n YYLmcka54G7+CSh6trBq64wFtVTLWZ3vkBQg3JqqHX0enCOG0jgpcobd488zMXqwotlHZf2ZBdr\n vYAKYYOK+LC1NCepMnMp0zfdhHUhgAWRbD0T5cHg+YASjlDqzUdRqBVxbT92EY2i39eXJw1qcCW\n Bv6dI0iJDbDQ8+11mkYijvwNdIamQ7uujV3wH0WteOMVjFUNLA9cYzjFJYuvZe/7pb7784GVCuj\n pEH6rcc0+1GOJvFdrSaudG2NDPSr1gM7Aq0ZGwbVv3C1jwjyUaDhsPSy5WDcOJbH+a/OkjmF3cK\n PPFCHwQ2xTQb2cMOY43/06GiAIHwRDaPt2crqELhcr9pEBG/zxzxjaYUeCBxDHKmPO6HyuUXmHx\n iviRgYZmkAZaa5B7dyteW9bIRtCG3aaR2FXSWVoVEdUGKqGTLmyCmZ42fSKTDSLhosupm2YugcZ\n oh9UreTocxN7ZWw==", "X-Developer-Key": "i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp;\n fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B", "Content-Transfer-Encoding": "8bit", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDI4MDE2MCBTYWx0ZWRfX0VV0MeaCNlPJ\n x6b7OUt4FNyVz0JfUHxwQbHWrnlgH+aPTD42dCGVGWoCf6BPMo+jpGzhQsO8UXzxBsdrktsyclM\n JLdkXLfuIzN1cK0eiUXpWq1oAll5dmQ2Xa1nac2JxdRkbDOPZ7uPLr6ktT7DcjJ3TwLm/talCsU\n zbfvGOXcOuV2iUQZ7+ha/aOlMB5dRGZO9j7GzsXwLTzd2qesHCKmfR7Hu5PDOpsgvrz4eb1uc9H\n xpPeEdEhNqiNXNwnrVWUtSjvXCMDVWSQfUjT2ywDZWoXhfnscyrq/eNfN1n0UR9mZ65lb5H5l9U\n RgGJ4/Zj4EXmtPOcluUJwAjhOYQS81D3TqcdiCfQACCadTim7DbCL5ZY+AvlLJEPBxf8qTuoWE5\n YQJlRZzjjK0IiKuceODCy9ek3HkRzSdDRJCZyfTQ9Or3zEQ7zkyMNcbIwVMeCEVHNZ/cIVUUl1N\n qnZYa6H8ri2LnN5B1MQ==", "X-Authority-Analysis": "v=2.4 cv=Uu5T8ewB c=1 sm=1 tr=0 ts=69f0e1eb cx=c_pps\n a=JIY1xp/sjQ9K5JH4t62bdg==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8\n a=VwQbUJbxAAAA:8 a=Amw14q-JFhzbT9FOICoA:9 a=tNoRWFLymzeba-QzToBc:22", "X-Proofpoint-ORIG-GUID": "sX0HOjZoNKJUzlqkAfn7WSbmdbTgDBzo", "X-Proofpoint-GUID": "sX0HOjZoNKJUzlqkAfn7WSbmdbTgDBzo", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-28_05,2026-04-28_01,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n malwarescore=0 spamscore=0 phishscore=0 adultscore=0 clxscore=1015\n suspectscore=0 impostorscore=0 bulkscore=0 priorityscore=1501\n lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc=\n route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000\n definitions=main-2604280160" }, "content": "The main SoC TLMM (Top-Level Multiplexer) pin controller drivers are\nessential for booting up SoCs and are not really optional for a given\nplatform. Kernel should not ask users choice of drivers when that\nchoice is obvious and known to the developers that answer should be\n'yes' or 'module'.\n\nSwitch all Qualcomm TLMM pin controller drivers to a default 'yes' for\nARCH_QCOM. This has impact:\n\n1. arm64 defconfig: enable PINCTRL_SM7150, PINCTRL_IPQ9650 and\n PINCTRL_HAWI, which were not selected before but should be, because\n these platforms need them for proper boot.\n\n2. arm qcom_defconfig: no changes.\n\n3. arm multi_v7 defconfig: enable drivers necessary to boot ARM 32-bit\n platforms, which are already enabled on qcom_defconfig.\n\n4. COMPILE_TEST builds: enable by default all drivers for arm or arm64\n builds, whenever ARCH_QCOM is selected. This has impact on build\n time and feels logical, because if one selects ARCH_QCOM then\n probably by default wants to build test it entirely. Kernels with\n COMPILE_TEST are not supposed to be used for booting.\n\nReviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>\nReviewed-by: Linus Walleij <linusw@kernel.org>\nSigned-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>\n\n---\n\nI did similar change for clocks and I will be continuing with\ninterconnect and other missing pieces.\n\nChanges in v2:\n1. Rebase on Linus W. devel branch. This should go with pinctrl, I\n think.\n2. Add tags.\n3. Update also PINCTRL_IPQ9650.\n---\n arch/arm/configs/multi_v7_defconfig | 8 ----\n arch/arm/configs/qcom_defconfig | 15 -------\n arch/arm64/configs/defconfig | 46 ----------------------\n drivers/pinctrl/qcom/Kconfig | 1 +\n drivers/pinctrl/qcom/Kconfig.msm | 61 +++++++++++++++++++++++++++++\n 5 files changed, 62 insertions(+), 69 deletions(-)", "diff": "diff --git a/arch/arm/configs/multi_v7_defconfig b/arch/arm/configs/multi_v7_defconfig\nindex bcc9aabc1202..3847a6c17193 100644\n--- a/arch/arm/configs/multi_v7_defconfig\n+++ b/arch/arm/configs/multi_v7_defconfig\n@@ -483,14 +483,6 @@ CONFIG_PINCTRL_PALMAS=y\n CONFIG_PINCTRL_STMFX=y\n CONFIG_PINCTRL_OWL=y\n CONFIG_PINCTRL_S500=y\n-CONFIG_PINCTRL_MSM=y\n-CONFIG_PINCTRL_APQ8064=y\n-CONFIG_PINCTRL_APQ8084=y\n-CONFIG_PINCTRL_IPQ8064=y\n-CONFIG_PINCTRL_MSM8660=y\n-CONFIG_PINCTRL_MSM8960=y\n-CONFIG_PINCTRL_MSM8X74=y\n-CONFIG_PINCTRL_MSM8916=y\n CONFIG_PINCTRL_QCOM_SPMI_PMIC=y\n CONFIG_PINCTRL_QCOM_SSBI_PMIC=y\n CONFIG_PINCTRL_RZA2=y\ndiff --git a/arch/arm/configs/qcom_defconfig b/arch/arm/configs/qcom_defconfig\nindex 29a1dea500f0..03309b89ea4c 100644\n--- a/arch/arm/configs/qcom_defconfig\n+++ b/arch/arm/configs/qcom_defconfig\n@@ -123,22 +123,7 @@ CONFIG_I2C_QUP=y\n CONFIG_SPI=y\n CONFIG_SPI_QUP=y\n CONFIG_SPMI=y\n-CONFIG_PINCTRL_MSM=y\n-CONFIG_PINCTRL_APQ8064=y\n-CONFIG_PINCTRL_APQ8084=y\n-CONFIG_PINCTRL_IPQ4019=y\n-CONFIG_PINCTRL_IPQ8064=y\n-CONFIG_PINCTRL_MSM8226=y\n-CONFIG_PINCTRL_MSM8660=y\n-CONFIG_PINCTRL_MSM8960=y\n-CONFIG_PINCTRL_MDM9607=y\n-CONFIG_PINCTRL_MDM9615=y\n-CONFIG_PINCTRL_MSM8X74=y\n-CONFIG_PINCTRL_MSM8909=y\n-CONFIG_PINCTRL_MSM8916=y\n CONFIG_GPIOLIB=y\n-CONFIG_PINCTRL_SDX55=y\n-CONFIG_PINCTRL_SDX65=y\n CONFIG_PINCTRL_QCOM_SPMI_PMIC=y\n CONFIG_PINCTRL_QCOM_SSBI_PMIC=y\n CONFIG_GPIO_SYSFS=y\ndiff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig\nindex d905a0777f93..dde8b61338e3 100644\n--- a/arch/arm64/configs/defconfig\n+++ b/arch/arm64/configs/defconfig\n@@ -651,53 +651,7 @@ CONFIG_PINCTRL_IMX8ULP=y\n CONFIG_PINCTRL_IMX91=y\n CONFIG_PINCTRL_IMX93=y\n CONFIG_PINCTRL_IMX_SCMI=y\n-CONFIG_PINCTRL_MSM=y\n-CONFIG_PINCTRL_ELIZA=y\n-CONFIG_PINCTRL_GLYMUR=y\n-CONFIG_PINCTRL_IPQ5018=y\n-CONFIG_PINCTRL_IPQ5210=y\n-CONFIG_PINCTRL_IPQ5332=y\n-CONFIG_PINCTRL_IPQ5424=y\n-CONFIG_PINCTRL_IPQ8074=y\n-CONFIG_PINCTRL_IPQ6018=y\n-CONFIG_PINCTRL_IPQ9574=y\n-CONFIG_PINCTRL_KAANAPALI=y\n-CONFIG_PINCTRL_MSM8916=y\n-CONFIG_PINCTRL_MSM8953=y\n-CONFIG_PINCTRL_MSM8976=y\n-CONFIG_PINCTRL_MSM8994=y\n-CONFIG_PINCTRL_MSM8996=y\n-CONFIG_PINCTRL_MSM8998=y\n-CONFIG_PINCTRL_QCM2290=y\n-CONFIG_PINCTRL_QCS404=y\n-CONFIG_PINCTRL_QCS615=y\n-CONFIG_PINCTRL_QCS8300=y\n-CONFIG_PINCTRL_QDF2XXX=y\n-CONFIG_PINCTRL_QDU1000=y\n CONFIG_PINCTRL_RP1=m\n-CONFIG_PINCTRL_SA8775P=y\n-CONFIG_PINCTRL_SC7180=y\n-CONFIG_PINCTRL_SC7280=y\n-CONFIG_PINCTRL_SC8180X=y\n-CONFIG_PINCTRL_SC8280XP=y\n-CONFIG_PINCTRL_SDM660=y\n-CONFIG_PINCTRL_SDM670=y\n-CONFIG_PINCTRL_SDM845=y\n-CONFIG_PINCTRL_SDX75=y\n-CONFIG_PINCTRL_SM4450=y\n-CONFIG_PINCTRL_SM6115=y\n-CONFIG_PINCTRL_SM6125=y\n-CONFIG_PINCTRL_SM6350=y\n-CONFIG_PINCTRL_SM6375=y\n-CONFIG_PINCTRL_MILOS=y\n-CONFIG_PINCTRL_SM8150=y\n-CONFIG_PINCTRL_SM8250=y\n-CONFIG_PINCTRL_SM8350=y\n-CONFIG_PINCTRL_SM8450=y\n-CONFIG_PINCTRL_SM8550=y\n-CONFIG_PINCTRL_SM8650=y\n-CONFIG_PINCTRL_SM8750=y\n-CONFIG_PINCTRL_X1E80100=y\n CONFIG_PINCTRL_QCOM_SPMI_PMIC=y\n CONFIG_PINCTRL_LPASS_LPI=m\n CONFIG_PINCTRL_MILOS_LPASS_LPI=m\ndiff --git a/drivers/pinctrl/qcom/Kconfig b/drivers/pinctrl/qcom/Kconfig\nindex 3accf0b489bb..156ba1c853ba 100644\n--- a/drivers/pinctrl/qcom/Kconfig\n+++ b/drivers/pinctrl/qcom/Kconfig\n@@ -6,6 +6,7 @@ config PINCTRL_MSM\n \tdepends on GPIOLIB\n \t# OF for pinconf_generic_dt_node_to_map_group() from GENERIC_PINCONF\n \tdepends on OF\n+\tdefault ARCH_QCOM\n \tselect QCOM_SCM\n \tselect PINMUX\n \tselect GENERIC_PINMUX_FUNCTIONS\ndiff --git a/drivers/pinctrl/qcom/Kconfig.msm b/drivers/pinctrl/qcom/Kconfig.msm\nindex b78d6410ed2e..f171ae0d891f 100644\n--- a/drivers/pinctrl/qcom/Kconfig.msm\n+++ b/drivers/pinctrl/qcom/Kconfig.msm\n@@ -4,6 +4,7 @@ if PINCTRL_MSM\n config PINCTRL_APQ8064\n \ttristate \"Qualcomm APQ8064 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm APQ8064 platform.\n@@ -11,6 +12,7 @@ config PINCTRL_APQ8064\n config PINCTRL_APQ8084\n \ttristate \"Qualcomm APQ8084 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm APQ8084 platform.\n@@ -18,6 +20,7 @@ config PINCTRL_APQ8084\n config PINCTRL_ELIZA\n \ttristate \"Qualcomm Eliza pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc Top Level Mode Multiplexer block (TLMM)\n@@ -28,6 +31,7 @@ config PINCTRL_ELIZA\n config PINCTRL_GLYMUR\n \ttristate \"Qualcomm Glymur pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc Top Level Mode Multiplexer block (TLMM)\n@@ -38,6 +42,7 @@ config PINCTRL_GLYMUR\n config PINCTRL_HAWI\n \ttristate \"Qualcomm Hawi pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc Top Level Mode Multiplexer block (TLMM)\n@@ -48,6 +53,7 @@ config PINCTRL_HAWI\n config PINCTRL_IPQ4019\n \ttristate \"Qualcomm IPQ4019 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm IPQ4019 platform.\n@@ -55,6 +61,7 @@ config PINCTRL_IPQ4019\n config PINCTRL_IPQ5018\n \ttristate \"Qualcomm IPQ5018 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for\n \t the Qualcomm Technologies Inc. TLMM block found on the\n@@ -64,6 +71,7 @@ config PINCTRL_IPQ5018\n config PINCTRL_IPQ8064\n \ttristate \"Qualcomm IPQ8064 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm IPQ8064 platform.\n@@ -71,6 +79,7 @@ config PINCTRL_IPQ8064\n config PINCTRL_IPQ5210\n \ttristate \"Qualcomm IPQ5210 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -79,6 +88,7 @@ config PINCTRL_IPQ5210\n config PINCTRL_IPQ5332\n \ttristate \"Qualcomm IPQ5332 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -87,6 +97,7 @@ config PINCTRL_IPQ5332\n config PINCTRL_IPQ5424\n \ttristate \"Qualcomm IPQ5424 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for\n the Qualcomm Technologies Inc. TLMM block found on the\n@@ -96,6 +107,7 @@ config PINCTRL_IPQ5424\n config PINCTRL_IPQ8074\n \ttristate \"Qualcomm IPQ8074 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for\n \t the Qualcomm Technologies Inc. TLMM block found on the\n@@ -105,6 +117,7 @@ config PINCTRL_IPQ8074\n config PINCTRL_IPQ6018\n \ttristate \"Qualcomm IPQ6018 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for\n \t the Qualcomm Technologies Inc. TLMM block found on the\n@@ -114,6 +127,7 @@ config PINCTRL_IPQ6018\n config PINCTRL_IPQ9574\n \ttristate \"Qualcomm IPQ9574 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for\n the Qualcomm Technologies Inc. TLMM block found on the\n@@ -123,6 +137,7 @@ config PINCTRL_IPQ9574\n config PINCTRL_IPQ9650\n \ttristate \"Qualcomm IPQ9650 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for\n the Qualcomm Technologies Inc. TLMM block found on the\n@@ -132,6 +147,7 @@ config PINCTRL_IPQ9650\n config PINCTRL_KAANAPALI\n \ttristate \"Qualcomm Kaanapali pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -140,6 +156,7 @@ config PINCTRL_KAANAPALI\n config PINCTRL_MSM8226\n \ttristate \"Qualcomm 8226 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -148,6 +165,7 @@ config PINCTRL_MSM8226\n config PINCTRL_MSM8660\n \ttristate \"Qualcomm 8660 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm 8660 platform.\n@@ -155,12 +173,14 @@ config PINCTRL_MSM8660\n config PINCTRL_MSM8960\n \ttristate \"Qualcomm 8960 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm 8960 platform.\n \n config PINCTRL_MDM9607\n \ttristate \"Qualcomm 9607 pin controller driver\"\n+\tdefault ARCH_QCOM if ARM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm 9607 platform.\n@@ -168,6 +188,7 @@ config PINCTRL_MDM9607\n config PINCTRL_MDM9615\n \ttristate \"Qualcomm 9615 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm 9615 platform.\n@@ -175,6 +196,7 @@ config PINCTRL_MDM9615\n config PINCTRL_MSM8X74\n \ttristate \"Qualcomm 8x74 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm 8974 platform.\n@@ -182,12 +204,14 @@ config PINCTRL_MSM8X74\n config PINCTRL_MSM8909\n \ttristate \"Qualcomm 8909 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found on the Qualcomm MSM8909 platform.\n \n config PINCTRL_MSM8916\n \ttristate \"Qualcomm 8916 pin controller driver\"\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found on the Qualcomm 8916 platform.\n@@ -201,6 +225,7 @@ config PINCTRL_MSM8917\n config PINCTRL_MSM8953\n \ttristate \"Qualcomm 8953 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found on the Qualcomm MSM8953 platform.\n@@ -210,6 +235,7 @@ config PINCTRL_MSM8953\n config PINCTRL_MSM8976\n \ttristate \"Qualcomm 8976 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found on the Qualcomm MSM8976 platform.\n@@ -219,6 +245,7 @@ config PINCTRL_MSM8976\n config PINCTRL_MSM8994\n \ttristate \"Qualcomm 8994 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm 8994 platform. The\n@@ -227,6 +254,7 @@ config PINCTRL_MSM8994\n config PINCTRL_MSM8996\n \ttristate \"Qualcomm MSM8996 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm MSM8996 platform.\n@@ -234,6 +262,7 @@ config PINCTRL_MSM8996\n config PINCTRL_MSM8998\n \ttristate \"Qualcomm MSM8998 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm MSM8998 platform.\n@@ -241,6 +270,7 @@ config PINCTRL_MSM8998\n config PINCTRL_QCM2290\n \ttristate \"Qualcomm QCM2290 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t TLMM block found in the Qualcomm QCM2290 platform.\n@@ -248,6 +278,7 @@ config PINCTRL_QCM2290\n config PINCTRL_QCS404\n \ttristate \"Qualcomm QCS404 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t TLMM block found in the Qualcomm QCS404 platform.\n@@ -255,6 +286,7 @@ config PINCTRL_QCS404\n config PINCTRL_QCS615\n \ttristate \"Qualcomm QCS615 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t TLMM block found on the Qualcomm QCS615 platform.\n@@ -262,6 +294,7 @@ config PINCTRL_QCS615\n config PINCTRL_QCS8300\n \ttristate \"Qualcomm QCS8300 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux and pinconf driver for the Qualcomm\n \t TLMM block found on the Qualcomm QCS8300 platform.\n@@ -269,6 +302,7 @@ config PINCTRL_QCS8300\n config PINCTRL_QDF2XXX\n \ttristate \"Qualcomm QDF2xxx pin controller driver\"\n \tdepends on ACPI\n+\tdefault ARCH_QCOM if ARM64\n \thelp\n \t This is the GPIO driver for the TLMM block found on the\n \t Qualcomm Technologies QDF2xxx SOCs.\n@@ -276,6 +310,7 @@ config PINCTRL_QDF2XXX\n config PINCTRL_QDU1000\n \ttristate \"Qualcomm QDU1000/QRU1000 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf, and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -284,6 +319,7 @@ config PINCTRL_QDU1000\n config PINCTRL_SA8775P\n \ttristate \"Qualcomm SA8775P pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux and pinconf driver for the Qualcomm\n \t TLMM block found on the Qualcomm SA8775P platforms.\n@@ -299,6 +335,7 @@ config PINCTRL_SAR2130P\n config PINCTRL_SC7180\n \ttristate \"Qualcomm SC7180 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -307,6 +344,7 @@ config PINCTRL_SC7180\n config PINCTRL_SC7280\n \ttristate \"Qualcomm SC7280 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -316,6 +354,7 @@ config PINCTRL_SC8180X\n \ttristate \"Qualcomm SC8180x pin controller driver\"\n \tdepends on (OF || ACPI)\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -324,6 +363,7 @@ config PINCTRL_SC8180X\n config PINCTRL_SC8280XP\n \ttristate \"Qualcomm SC8280xp pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -332,6 +372,7 @@ config PINCTRL_SC8280XP\n config PINCTRL_SDM660\n \ttristate \"Qualcomm SDM660 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -340,6 +381,7 @@ config PINCTRL_SDM660\n config PINCTRL_SDM670\n \ttristate \"Qualcomm SDM670 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -349,6 +391,7 @@ config PINCTRL_SDM845\n \ttristate \"Qualcomm SDM845 pin controller driver\"\n \tdepends on (OF || ACPI)\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -357,6 +400,7 @@ config PINCTRL_SDM845\n config PINCTRL_SDX55\n \ttristate \"Qualcomm SDX55 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -365,6 +409,7 @@ config PINCTRL_SDX55\n config PINCTRL_SDX65\n tristate \"Qualcomm SDX65 pin controller driver\"\n depends on ARM || COMPILE_TEST\n+\tdefault ARCH_QCOM\n help\n This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -373,6 +418,7 @@ config PINCTRL_SDX65\n config PINCTRL_SDX75\n tristate \"Qualcomm SDX75 pin controller driver\"\n depends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n help\n This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -381,6 +427,7 @@ config PINCTRL_SDX75\n config PINCTRL_SM4450\n \ttristate \"Qualcomm SM4450 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -389,6 +436,7 @@ config PINCTRL_SM4450\n config PINCTRL_SM6115\n \ttristate \"Qualcomm SM6115,SM4250 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -397,6 +445,7 @@ config PINCTRL_SM6115\n config PINCTRL_SM6125\n \ttristate \"Qualcomm SM6125 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -405,6 +454,7 @@ config PINCTRL_SM6125\n config PINCTRL_SM6350\n \ttristate \"Qualcomm SM6350 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -413,6 +463,7 @@ config PINCTRL_SM6350\n config PINCTRL_SM6375\n \ttristate \"Qualcomm SM6375 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -421,6 +472,7 @@ config PINCTRL_SM6375\n config PINCTRL_SM7150\n \ttristate \"Qualcomm SM7150 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -429,6 +481,7 @@ config PINCTRL_SM7150\n config PINCTRL_MILOS\n \ttristate \"Qualcomm Milos pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -437,6 +490,7 @@ config PINCTRL_MILOS\n config PINCTRL_SM8150\n \ttristate \"Qualcomm SM8150 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -445,6 +499,7 @@ config PINCTRL_SM8150\n config PINCTRL_SM8250\n \ttristate \"Qualcomm SM8250 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -453,6 +508,7 @@ config PINCTRL_SM8250\n config PINCTRL_SM8350\n \ttristate \"Qualcomm SM8350 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -461,6 +517,7 @@ config PINCTRL_SM8350\n config PINCTRL_SM8450\n \ttristate \"Qualcomm SM8450 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -469,6 +526,7 @@ config PINCTRL_SM8450\n config PINCTRL_SM8550\n \ttristate \"Qualcomm SM8550 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -477,6 +535,7 @@ config PINCTRL_SM8550\n config PINCTRL_SM8650\n \ttristate \"Qualcomm SM8650 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -485,6 +544,7 @@ config PINCTRL_SM8650\n config PINCTRL_SM8750\n \ttristate \"Qualcomm SM8750 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n@@ -493,6 +553,7 @@ config PINCTRL_SM8750\n config PINCTRL_X1E80100\n \ttristate \"Qualcomm X1E80100 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n+\tdefault ARCH_QCOM\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm Technologies Inc Top Level Mode Multiplexer block (TLMM)\n", "prefixes": [ "v2" ] }