Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2229596/?format=api
{ "id": 2229596, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2229596/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260428135053.251200-7-dblanzeanu@linux.microsoft.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.1/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260428135053.251200-7-dblanzeanu@linux.microsoft.com>", "date": "2026-04-28T13:50:53", "name": "[6/6] target/i386/mshv: use the register page to set registers", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "a780126a45fd96f9faa826ca4fedbcf5a03fd7ab", "submitter": { "id": 93106, "url": "http://patchwork.ozlabs.org/api/1.1/people/93106/?format=api", "name": "Doru Blânzeanu", "email": "dblanzeanu@linux.microsoft.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260428135053.251200-7-dblanzeanu@linux.microsoft.com/mbox/", "series": [ { "id": 501862, "url": "http://patchwork.ozlabs.org/api/1.1/series/501862/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501862", "date": "2026-04-28T13:50:49", "name": "target/i386/mshv: use hv_vp_register_page for fast register access", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/501862/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2229596/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2229596/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=linux.microsoft.com header.i=@linux.microsoft.com\n header.a=rsa-sha256 header.s=default header.b=anhuUjB7;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g4htr6rjYz1xvV\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 29 Apr 2026 00:01:40 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wHizs-0003zn-CO; Tue, 28 Apr 2026 10:01:08 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <dblanzeanu@linux.microsoft.com>)\n id 1wHiqJ-0002Us-CB\n for qemu-devel@nongnu.org; Tue, 28 Apr 2026 09:51:15 -0400", "from linux.microsoft.com ([13.77.154.182])\n by eggs.gnu.org with esmtp (Exim 4.90_1)\n (envelope-from <dblanzeanu@linux.microsoft.com>) id 1wHiqH-0005l8-OK\n for qemu-devel@nongnu.org; Tue, 28 Apr 2026 09:51:14 -0400", "from laptop.localdomain (unknown [86.121.140.248])\n by linux.microsoft.com (Postfix) with ESMTPSA id C7E3F20B716D;\n Tue, 28 Apr 2026 06:51:11 -0700 (PDT)" ], "DKIM-Filter": "OpenDKIM Filter v2.11.0 linux.microsoft.com C7E3F20B716D", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=linux.microsoft.com;\n s=default; t=1777384273;\n bh=oDMv6RpiVhNqo/MNbET/1Zb0452I13sXrm3TmE7k/Zs=;\n h=From:To:Cc:Subject:Date:In-Reply-To:References:From;\n b=anhuUjB7zuJOk0Nl/rKiekFPy64SZjl72UrOVNAa6mUo8+dVp6G6Q5sa3vhLNfXPM\n veO82o5OHAncsiIkoBkB1u+oovCs1Vviyn85lbS82YB5a5/MW5+MJ3Udw6uN8ehKH4\n mxMBF7PWoJn3wzz6gzD15EoLDzTc/8CCFtTI2ifo=", "From": "=?utf-8?q?Doru_Bl=C3=A2nzeanu?= <dblanzeanu@linux.microsoft.com>", "To": "qemu-devel@nongnu.org", "Cc": "Magnus Kulke <magnuskulke@linux.microsoft.com>,\n Wei Liu <wei.liu@kernel.org>, Paolo Bonzini <pbonzini@redhat.com>,\n Zhao Liu <zhao1.liu@intel.com>", "Subject": "[PATCH 6/6] target/i386/mshv: use the register page to set registers", "Date": "Tue, 28 Apr 2026 16:50:53 +0300", "Message-ID": "<20260428135053.251200-7-dblanzeanu@linux.microsoft.com>", "X-Mailer": "git-send-email 2.53.0", "In-Reply-To": "<20260428135053.251200-1-dblanzeanu@linux.microsoft.com>", "References": "<20260428135053.251200-1-dblanzeanu@linux.microsoft.com>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=UTF-8", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=13.77.154.182;\n envelope-from=dblanzeanu@linux.microsoft.com; helo=linux.microsoft.com", "X-Spam_score_int": "-26", "X-Spam_score": "-2.7", "X-Spam_bar": "--", "X-Spam_report": "(-2.7 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, RCVD_IN_DNSWL_LOW=-0.7,\n SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-Mailman-Approved-At": "Tue, 28 Apr 2026 10:00:29 -0400", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Update mshv_store_regs to use the register page when it is mmapped and\nvalid to set registers.\nOtherwise use the ioctls to set the registers.\n\nSigned-off-by: Doru Blânzeanu <dblanzeanu@linux.microsoft.com>\n---\n target/i386/mshv/mshv-cpu.c | 45 +++++++++++++++++++++++++++++++++----\n 1 file changed, 41 insertions(+), 4 deletions(-)", "diff": "diff --git a/target/i386/mshv/mshv-cpu.c b/target/i386/mshv/mshv-cpu.c\nindex 7949493e97..6bb3e6d4a9 100644\n--- a/target/i386/mshv/mshv-cpu.c\n+++ b/target/i386/mshv/mshv-cpu.c\n@@ -294,14 +294,51 @@ static int set_standard_regs(const CPUState *cpu)\n return 0;\n }\n \n+static void mshv_set_standard_regs_vp_page(CPUState *cpu)\n+{\n+ X86CPU *x86cpu = X86_CPU(cpu);\n+ CPUX86State *env = &x86cpu->env;\n+\n+ env->regs_page->rax = env->regs[R_EAX];\n+ env->regs_page->rbx = env->regs[R_EBX];\n+ env->regs_page->rcx = env->regs[R_ECX];\n+ env->regs_page->rdx = env->regs[R_EDX];\n+ env->regs_page->rsi = env->regs[R_ESI];\n+ env->regs_page->rdi = env->regs[R_EDI];\n+ env->regs_page->rsp = env->regs[R_ESP];\n+ env->regs_page->rbp = env->regs[R_EBP];\n+ env->regs_page->r8 = env->regs[R_R8];\n+ env->regs_page->r9 = env->regs[R_R9];\n+ env->regs_page->r10 = env->regs[R_R10];\n+ env->regs_page->r11 = env->regs[R_R11];\n+ env->regs_page->r12 = env->regs[R_R12];\n+ env->regs_page->r13 = env->regs[R_R13];\n+ env->regs_page->r14 = env->regs[R_R14];\n+ env->regs_page->r15 = env->regs[R_R15];\n+ env->regs_page->rip = env->eip;\n+ lflags_to_rflags(env);\n+ env->regs_page->rflags = env->eflags;\n+\n+ env->regs_page->dirty |= (1u << HV_X64_REGISTER_CLASS_GENERAL)\n+ | (1u << HV_X64_REGISTER_CLASS_IP)\n+ | (1u << HV_X64_REGISTER_CLASS_FLAGS);\n+}\n+\n int mshv_store_regs(CPUState *cpu)\n {\n+ X86CPU *x86cpu = X86_CPU(cpu);\n+ CPUX86State *env = &x86cpu->env;\n int ret;\n \n- ret = set_standard_regs(cpu);\n- if (ret < 0) {\n- error_report(\"Failed to store standard registers\");\n- return -1;\n+ /* Use register vp page to optimize registers access */\n+ if (env->regs_page && env->regs_page->isvalid != 0) {\n+ mshv_set_standard_regs_vp_page(cpu);\n+ } else {\n+ ret = set_standard_regs(cpu);\n+ if (ret < 0) {\n+ error_report(\"Failed to store standard registers\");\n+ return -1;\n+ }\n }\n \n return 0;\n", "prefixes": [ "6/6" ] }