Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2223632/?format=api
{ "id": 2223632, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2223632/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415202027.83008-5-philmd@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.1/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260415202027.83008-5-philmd@linaro.org>", "date": "2026-04-15T20:20:24", "name": "[RFC,v5,4/6] target/mips: Convert MSA LD/ST.W (Word Vector)", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "76baa34e73c30abe54824ff604271fd84ae606af", "submitter": { "id": 85046, "url": "http://patchwork.ozlabs.org/api/1.1/people/85046/?format=api", "name": "Philippe Mathieu-Daudé", "email": "philmd@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415202027.83008-5-philmd@linaro.org/mbox/", "series": [ { "id": 500037, "url": "http://patchwork.ozlabs.org/api/1.1/series/500037/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500037", "date": "2026-04-15T20:20:20", "name": "target/mips: Translate MSA vector load/store opcodes", "version": 5, "mbox": "http://patchwork.ozlabs.org/series/500037/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2223632/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2223632/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=ebaE+wpL;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fwsxS2SDLz1yHc\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 16 Apr 2026 06:21:48 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wD6jX-0005mQ-VI; Wed, 15 Apr 2026 16:21:11 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1wD6jT-0005lL-6l\n for qemu-devel@nongnu.org; Wed, 15 Apr 2026 16:21:07 -0400", "from mail-wr1-x42a.google.com ([2a00:1450:4864:20::42a])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1wD6jQ-00021R-N9\n for qemu-devel@nongnu.org; Wed, 15 Apr 2026 16:21:06 -0400", "by mail-wr1-x42a.google.com with SMTP id\n ffacd0b85a97d-43d572f7437so4601536f8f.1\n for <qemu-devel@nongnu.org>; Wed, 15 Apr 2026 13:21:03 -0700 (PDT)", "from localhost.localdomain (88-187-86-199.subs.proxad.net.\n [88.187.86.199]) by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-43ead3ebaaasm7486042f8f.32.2026.04.15.13.20.59\n (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256);\n Wed, 15 Apr 2026 13:21:00 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776284461; x=1776889261; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=XQxFJPSgxiSAygD5mi5SczIQoWbnt2abBGmh2Uo80nw=;\n b=ebaE+wpLRLagnJ+a3VUSd52Fp+asjEnp03czH2kmqZbRvAzEo2DufZdEPFjHzy657P\n eHQ53kXYvZAQU9aWECGMf9QxVz2EyQ64S4AMMfXs0wvV9eQcGaPt+SS/e7W2WdqGhu38\n oP42a7qYrKPwUx2BzxfMWdkmg5GPM0Cy/bS5oHuAyYw7FoenXJDg8TonzljBFxhKWbMm\n DLfisc/Rqp7n2tnW83n8C/OcshEeoVBzsLwmJT6DEOk/ScUTLTWZBEGZHyVcMLXKpnh7\n rFaM14Y7UsGg2mrxcZMQ9Kz3NE7vwkCm3+v/aOZPxH2zbXLXOuPIdNu3PBsyVcltR25T\n M2EA==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776284461; x=1776889261;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=XQxFJPSgxiSAygD5mi5SczIQoWbnt2abBGmh2Uo80nw=;\n b=dWLgSLwz+G13NvC92Gk2lOptUKHmxN+hZqIBkFLFgy2UKti8l1giE7TWj/LQmYwE5O\n kJsXQzcR2fsqvIIR+wt6iCC+mn/Bnnvp8PxhZuvi3tR8tW6xPSkguRDR+S6oJY8v1tR6\n GsORNNrmyzS4JRQ+0rzJ/VnShYNYjF00Sf26fj36KUUY3wkub632z/HJo7NzywC+MLLS\n EBdxzF2S+VC2JlyK5ON7YqrujE60kHo7TRB3/Y5DuIbkzidZxsHXO7k2T8QvY8FKWDkH\n FTK6VFePmYOhfR5WFXZu64yngwE1VgmfXWuSCU3bV492zB00DVZrxi3RiqvrATl0KwN8\n L4Pg==", "X-Gm-Message-State": "AOJu0YyuJiZ0R8q15RY6b5kpAoTtL+oLfZCIhjpFxXGQ2UCSvSwU7C5W\n DQewdSlTqc+11nJhBjQMnZmkruNtG3xZsvQX+1pwo3fP9niL2gX/7rpinbUa8l/CZ0pAzwcDS4t\n ELb2Qo1E=", "X-Gm-Gg": "AeBDietjQha63ZyGA2LiJFHzYqCG+S3Ale7ERztbuU6RFWg77bPB/A1c02WcT6Fh9RN\n M9By++DInIodbTUg/maIa5U6HyMenXjl0FIw4NSHQ227huQQV6m049daobj1EDdNV5xHCqgVn++\n uEB2tZ7rKlTyCA22IoeUnTyIfx+2Y9Dc8/U/OSYfvu4hL0Zyefcnf7Q3aJTiGMOwrDsFFolck1c\n UlvhmuV9ahZw92stSQQPzRoMD1WlxO1IzU4QR2ckkBS11NQK/YjZbaWFPE0eaDUlCSA7QDMshdb\n L7eOHN+FBuZuJgFnPXxzXCT40bN8MiJSSjAt0yqNEe1PPUqgHCXXWV8Ge70Xhi7GYa29GPJoRYC\n VtBWLJTgHAJ7mReVpaCQKvVZcCILWrPurfFMGUk01oAL1Nc7UWL6cfJWAt7JkMzhWzx6GhpGAh9\n nBuiTjUDewg8NRTqKHrnyDLNjaPTLzTvDNRopTmQlaIlaWKiJgqahjEZrysT4wez5l83Jwrsu3", "X-Received": "by 2002:a05:6000:250f:b0:43d:1c7a:8b5b with SMTP id\n ffacd0b85a97d-43d642d1d00mr35230807f8f.40.1776284461492;\n Wed, 15 Apr 2026 13:21:01 -0700 (PDT)", "From": "=?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>", "To": "qemu-devel@nongnu.org,\n\tRichard Henderson <richard.henderson@linaro.org>", "Cc": "Jiaxun Yang <jiaxun.yang@flygoat.com>,\n Aleksandar Rikalo <arikalo@gmail.com>, =?utf-8?q?Philippe_Mathieu-Daud?=\n\t=?utf-8?q?=C3=A9?= <philmd@linaro.org>, Aurelien Jarno <aurelien@aurel32.net>", "Subject": "[RFC PATCH v5 4/6] target/mips: Convert MSA LD/ST.W (Word Vector)", "Date": "Wed, 15 Apr 2026 22:20:24 +0200", "Message-ID": "<20260415202027.83008-5-philmd@linaro.org>", "X-Mailer": "git-send-email 2.53.0", "In-Reply-To": "<20260415202027.83008-1-philmd@linaro.org>", "References": "<20260415202027.83008-1-philmd@linaro.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=UTF-8", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2a00:1450:4864:20::42a;\n envelope-from=philmd@linaro.org; helo=mail-wr1-x42a.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Replace runtime helpers by translation.\n\nReplace the legacy cpu_ld/st*_data_ra() calls by\ntcg_gen_qemu_ld/st() which allow to respect atomicity.\n\nSigned-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>\n---\n target/mips/tcg/msa_helper.h.inc | 1 -\n target/mips/tcg/msa_helper.c | 47 --------------------------------\n target/mips/tcg/msa_translate.c | 20 ++++++++++----\n 3 files changed, 14 insertions(+), 54 deletions(-)", "diff": "diff --git a/target/mips/tcg/msa_helper.h.inc b/target/mips/tcg/msa_helper.h.inc\nindex 86a79bf804c..f0d31ceef29 100644\n--- a/target/mips/tcg/msa_helper.h.inc\n+++ b/target/mips/tcg/msa_helper.h.inc\n@@ -436,6 +436,5 @@ DEF_HELPER_4(msa_ffint_u_df, void, env, i32, i32, i32)\n #define MSALDST_PROTO(type) \\\n DEF_HELPER_3(msa_ld_ ## type, void, env, i32, tl) \\\n DEF_HELPER_3(msa_st_ ## type, void, env, i32, tl)\n-MSALDST_PROTO(w)\n MSALDST_PROTO(d)\n #undef MSALDST_PROTO\ndiff --git a/target/mips/tcg/msa_helper.c b/target/mips/tcg/msa_helper.c\nindex 5489d8830dd..c93c0cddebc 100644\n--- a/target/mips/tcg/msa_helper.c\n+++ b/target/mips/tcg/msa_helper.c\n@@ -8212,32 +8212,6 @@ void helper_msa_ffint_u_df(CPUMIPSState *env, uint32_t df, uint32_t wd,\n /* Element-by-element access macros */\n #define DF_ELEMENTS(df) (MSA_WRLEN / DF_BITS(df))\n \n-static inline uint64_t bswap32x2(uint64_t x)\n-{\n- return ror64(bswap64(x), 32);\n-}\n-\n-void helper_msa_ld_w(CPUMIPSState *env, uint32_t wd,\n- target_ulong addr)\n-{\n- wr_t *pwd = &(env->active_fpu.fpr[wd].wr);\n- uintptr_t ra = GETPC();\n- uint64_t d0, d1;\n-\n- /*\n- * Load 8 bytes at a time. Use little-endian load, then for\n- * big-endian target, we must then bswap the two words.\n- */\n- d0 = cpu_ldq_le_data_ra(env, addr + 0, ra);\n- d1 = cpu_ldq_le_data_ra(env, addr + 8, ra);\n- if (mips_env_is_bigendian(env)) {\n- d0 = bswap32x2(d0);\n- d1 = bswap32x2(d1);\n- }\n- pwd->d[0] = d0;\n- pwd->d[1] = d1;\n-}\n-\n void helper_msa_ld_d(CPUMIPSState *env, uint32_t wd,\n target_ulong addr)\n {\n@@ -8269,27 +8243,6 @@ static inline void ensure_writable_pages(CPUMIPSState *env,\n }\n }\n \n-void helper_msa_st_w(CPUMIPSState *env, uint32_t wd,\n- target_ulong addr)\n-{\n- wr_t *pwd = &(env->active_fpu.fpr[wd].wr);\n- int mmu_idx = mips_env_mmu_index(env);\n- uintptr_t ra = GETPC();\n- uint64_t d0, d1;\n-\n- ensure_writable_pages(env, addr, mmu_idx, ra);\n-\n- /* Store 8 bytes at a time. See helper_msa_ld_w. */\n- d0 = pwd->d[0];\n- d1 = pwd->d[1];\n- if (mips_env_is_bigendian(env)) {\n- d0 = bswap32x2(d0);\n- d1 = bswap32x2(d1);\n- }\n- cpu_stq_le_data_ra(env, addr + 0, d0, ra);\n- cpu_stq_le_data_ra(env, addr + 8, d1, ra);\n-}\n-\n void helper_msa_st_d(CPUMIPSState *env, uint32_t wd,\n target_ulong addr)\n {\ndiff --git a/target/mips/tcg/msa_translate.c b/target/mips/tcg/msa_translate.c\nindex 111d9eedd11..8486508f5ba 100644\n--- a/target/mips/tcg/msa_translate.c\n+++ b/target/mips/tcg/msa_translate.c\n@@ -770,11 +770,21 @@ static void gen_bswap16x4_i64(TCGv_i64 dst, TCGv_i64 src)\n tcg_gen_or_i64(dst, t0, t1); /* dst = badcfebg */\n }\n \n+/*\n+ * Byte pattern: abcd.efgh -> dcba.hgfe\n+ */\n+static void gen_bswap32x2_i64(TCGv_i64 dst, TCGv_i64 src)\n+{\n+ tcg_gen_bswap64_i64(dst, src);\n+ tcg_gen_rotri_i64(dst, dst, 32);\n+}\n+\n static bool trans_msa_ldst(DisasContext *ctx, arg_msa_i *a, bool is_load)\n {\n static const MemOp mo_atom_df[4] = {\n MO_ATOM_NONE,\n MO_ATOM_SUBALIGN, /* Slightly stronger than required */\n+ MO_ATOM_SUBALIGN, /* Slightly stronger than required */\n };\n TCGv_i32 wd;\n TCGv_i128 t16;\n@@ -795,18 +805,12 @@ static bool trans_msa_ldst(DisasContext *ctx, arg_msa_i *a, bool is_load)\n \n if (is_load) {\n switch (a->df) {\n- case 2:\n- gen_helper_msa_ld_w(tcg_env, wd, addr);\n- return true;\n case 3:\n gen_helper_msa_ld_d(tcg_env, wd, addr);\n return true;\n }\n } else {\n switch (a->df) {\n- case 2:\n- gen_helper_msa_st_w(tcg_env, wd, addr);\n- return true;\n case 3:\n gen_helper_msa_st_d(tcg_env, wd, addr);\n return true;\n@@ -830,6 +834,10 @@ static bool trans_msa_ldst(DisasContext *ctx, arg_msa_i *a, bool is_load)\n gen_bswap16x4_i64(d0, d0);\n gen_bswap16x4_i64(d1, d1);\n break;\n+ case 2:\n+ gen_bswap32x2_i64(d0, d0);\n+ gen_bswap32x2_i64(d1, d1);\n+ break;\n }\n }\n \n", "prefixes": [ "RFC", "v5", "4/6" ] }