[{"id":3677875,"web_url":"http://patchwork.ozlabs.org/comment/3677875/","msgid":"<34374075-e340-4294-ae43-62d1422b5029@linaro.org>","list_archive_url":null,"date":"2026-04-16T00:13:37","subject":"Re: [RFC PATCH v5 4/6] target/mips: Convert MSA LD/ST.W (Word Vector)","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/people/72104/","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"content":"On 4/16/26 06:20, Philippe Mathieu-Daudé wrote:\n> Replace runtime helpers by translation.\n> \n> Replace the legacy cpu_ld/st*_data_ra() calls by\n> tcg_gen_qemu_ld/st() which allow to respect atomicity.\n> \n> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>\n> ---\n>   target/mips/tcg/msa_helper.h.inc |  1 -\n>   target/mips/tcg/msa_helper.c     | 47 --------------------------------\n>   target/mips/tcg/msa_translate.c  | 20 ++++++++++----\n>   3 files changed, 14 insertions(+), 54 deletions(-)\n\nModulo new temps for store,\n\nReviewed-by: Richard Henderson <richard.henderson@linaro.org>\n\n\nr~\n\n> \n> diff --git a/target/mips/tcg/msa_helper.h.inc b/target/mips/tcg/msa_helper.h.inc\n> index 86a79bf804c..f0d31ceef29 100644\n> --- a/target/mips/tcg/msa_helper.h.inc\n> +++ b/target/mips/tcg/msa_helper.h.inc\n> @@ -436,6 +436,5 @@ DEF_HELPER_4(msa_ffint_u_df, void, env, i32, i32, i32)\n>   #define MSALDST_PROTO(type)                         \\\n>   DEF_HELPER_3(msa_ld_ ## type, void, env, i32, tl)   \\\n>   DEF_HELPER_3(msa_st_ ## type, void, env, i32, tl)\n> -MSALDST_PROTO(w)\n>   MSALDST_PROTO(d)\n>   #undef MSALDST_PROTO\n> diff --git a/target/mips/tcg/msa_helper.c b/target/mips/tcg/msa_helper.c\n> index 5489d8830dd..c93c0cddebc 100644\n> --- a/target/mips/tcg/msa_helper.c\n> +++ b/target/mips/tcg/msa_helper.c\n> @@ -8212,32 +8212,6 @@ void helper_msa_ffint_u_df(CPUMIPSState *env, uint32_t df, uint32_t wd,\n>   /* Element-by-element access macros */\n>   #define DF_ELEMENTS(df) (MSA_WRLEN / DF_BITS(df))\n>   \n> -static inline uint64_t bswap32x2(uint64_t x)\n> -{\n> -    return ror64(bswap64(x), 32);\n> -}\n> -\n> -void helper_msa_ld_w(CPUMIPSState *env, uint32_t wd,\n> -                     target_ulong addr)\n> -{\n> -    wr_t *pwd = &(env->active_fpu.fpr[wd].wr);\n> -    uintptr_t ra = GETPC();\n> -    uint64_t d0, d1;\n> -\n> -    /*\n> -     * Load 8 bytes at a time.  Use little-endian load, then for\n> -     * big-endian target, we must then bswap the two words.\n> -     */\n> -    d0 = cpu_ldq_le_data_ra(env, addr + 0, ra);\n> -    d1 = cpu_ldq_le_data_ra(env, addr + 8, ra);\n> -    if (mips_env_is_bigendian(env)) {\n> -        d0 = bswap32x2(d0);\n> -        d1 = bswap32x2(d1);\n> -    }\n> -    pwd->d[0] = d0;\n> -    pwd->d[1] = d1;\n> -}\n> -\n>   void helper_msa_ld_d(CPUMIPSState *env, uint32_t wd,\n>                        target_ulong addr)\n>   {\n> @@ -8269,27 +8243,6 @@ static inline void ensure_writable_pages(CPUMIPSState *env,\n>       }\n>   }\n>   \n> -void helper_msa_st_w(CPUMIPSState *env, uint32_t wd,\n> -                     target_ulong addr)\n> -{\n> -    wr_t *pwd = &(env->active_fpu.fpr[wd].wr);\n> -    int mmu_idx = mips_env_mmu_index(env);\n> -    uintptr_t ra = GETPC();\n> -    uint64_t d0, d1;\n> -\n> -    ensure_writable_pages(env, addr, mmu_idx, ra);\n> -\n> -    /* Store 8 bytes at a time.  See helper_msa_ld_w. */\n> -    d0 = pwd->d[0];\n> -    d1 = pwd->d[1];\n> -    if (mips_env_is_bigendian(env)) {\n> -        d0 = bswap32x2(d0);\n> -        d1 = bswap32x2(d1);\n> -    }\n> -    cpu_stq_le_data_ra(env, addr + 0, d0, ra);\n> -    cpu_stq_le_data_ra(env, addr + 8, d1, ra);\n> -}\n> -\n>   void helper_msa_st_d(CPUMIPSState *env, uint32_t wd,\n>                        target_ulong addr)\n>   {\n> diff --git a/target/mips/tcg/msa_translate.c b/target/mips/tcg/msa_translate.c\n> index 111d9eedd11..8486508f5ba 100644\n> --- a/target/mips/tcg/msa_translate.c\n> +++ b/target/mips/tcg/msa_translate.c\n> @@ -770,11 +770,21 @@ static void gen_bswap16x4_i64(TCGv_i64 dst, TCGv_i64 src)\n>       tcg_gen_or_i64(dst, t0, t1);        /* dst = badcfebg */\n>   }\n>   \n> +/*\n> + * Byte pattern: abcd.efgh -> dcba.hgfe\n> + */\n> +static void gen_bswap32x2_i64(TCGv_i64 dst, TCGv_i64 src)\n> +{\n> +    tcg_gen_bswap64_i64(dst, src);\n> +    tcg_gen_rotri_i64(dst, dst, 32);\n> +}\n> +\n>   static bool trans_msa_ldst(DisasContext *ctx, arg_msa_i *a, bool is_load)\n>   {\n>       static const MemOp mo_atom_df[4] = {\n>           MO_ATOM_NONE,\n>           MO_ATOM_SUBALIGN, /* Slightly stronger than required */\n> +        MO_ATOM_SUBALIGN, /* Slightly stronger than required */\n>       };\n>       TCGv_i32 wd;\n>       TCGv_i128 t16;\n> @@ -795,18 +805,12 @@ static bool trans_msa_ldst(DisasContext *ctx, arg_msa_i *a, bool is_load)\n>   \n>       if (is_load) {\n>           switch (a->df) {\n> -        case 2:\n> -            gen_helper_msa_ld_w(tcg_env, wd, addr);\n> -            return true;\n>           case 3:\n>               gen_helper_msa_ld_d(tcg_env, wd, addr);\n>               return true;\n>           }\n>       } else {\n>           switch (a->df) {\n> -        case 2:\n> -            gen_helper_msa_st_w(tcg_env, wd, addr);\n> -            return true;\n>           case 3:\n>               gen_helper_msa_st_d(tcg_env, wd, addr);\n>               return true;\n> @@ -830,6 +834,10 @@ static bool trans_msa_ldst(DisasContext *ctx, arg_msa_i *a, bool is_load)\n>               gen_bswap16x4_i64(d0, d0);\n>               gen_bswap16x4_i64(d1, d1);\n>               break;\n> +        case 2:\n> +            gen_bswap32x2_i64(d0, d0);\n> +            gen_bswap32x2_i64(d1, d1);\n> +            break;\n>           }\n>       }\n>","headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=tPtL2W6I;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fwz5t2jCbz1yCv\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 16 Apr 2026 10:14:24 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wDAMw-0002ch-CM; Wed, 15 Apr 2026 20:14:07 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wDAMn-0002bo-PV\n for qemu-devel@nongnu.org; Wed, 15 Apr 2026 20:13:59 -0400","from mail-pj1-x1035.google.com ([2607:f8b0:4864:20::1035])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wDAMd-0001bA-0l\n for qemu-devel@nongnu.org; Wed, 15 Apr 2026 20:13:49 -0400","by mail-pj1-x1035.google.com with SMTP id\n 98e67ed59e1d1-35da9c0c007so6371361a91.2\n for <qemu-devel@nongnu.org>; Wed, 15 Apr 2026 17:13:45 -0700 (PDT)","from ?IPV6:2401:d002:dc0f:2100:31f2:aa94:4389:37f8?\n ([2401:d002:dc0f:2100:31f2:aa94:4389:37f8])\n by smtp.gmail.com with ESMTPSA id\n 98e67ed59e1d1-35fd076a563sm2020699a91.3.2026.04.15.17.13.41\n (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);\n Wed, 15 Apr 2026 17:13:43 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776298424; x=1776903224; darn=nongnu.org;\n h=content-transfer-encoding:in-reply-to:content-language:from\n :references:cc:to:subject:user-agent:mime-version:date:message-id\n :from:to:cc:subject:date:message-id:reply-to;\n bh=lpkKDjg6Vu6h1LoOrgCu9eIJd19m+jEndX2bVajX6CM=;\n b=tPtL2W6IgriBKR414m8/TW30ceLY9bQ/vefnvNvFKAikAPKk24++LU0AYoXMnt/0Td\n /0Hye99xcvo3dZRI6X/V+LLXKNgE6WV9FQShlhDXbr8+xeUJhFWOkCf8TJvcDimqywM1\n guzuquJ84syLKd2ejUK/++wunVfgSf9gIqrdz8ekNBWunooPhe+kL0rQhp/u/i0DInkY\n ZozpKVMpjHU8FFLrlqVI9bSDgLDtMZ+xQMTXudWFu6Vacfx9vzDGS5QnuYUHLOb6c7H6\n QD9rrsqMWxAgJbWF75GfbeZVzq0q9V3iCcdMw83zneaLuu4XlDUzNrlBZdeGQIZNyoba\n ZIsw==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776298424; x=1776903224;\n h=content-transfer-encoding:in-reply-to:content-language:from\n :references:cc:to:subject:user-agent:mime-version:date:message-id\n :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id\n :reply-to;\n bh=lpkKDjg6Vu6h1LoOrgCu9eIJd19m+jEndX2bVajX6CM=;\n b=KJf7hDN0g3C8UHikMAE4gL/ArK5tIb9BL6jfOMvMP4mS2qj25HbJjAvTmwSDSw0bHd\n 53uYHRR+N6cz7POHWnlsCZfAkxeyl9y7+RuMnhiMb9ZaW6XCvJR9Q5fYzQETq9rr4rzd\n Q96kQSz9DC4xLP68bdc3seXQlopkBxpOTKVSuqFnzuTMWnsPwPEzOlXaOYya9jT62BHR\n GvxuKPSkqQwdQzsUdn/TIEyC6kWanLf7sVjRiME6OM/sIzc4vCVCwMmZDGh/fEUSKeqN\n mSqSmkU4n5lBdCvGsndIt6McvJpISuZo6kl4QKkwtOyJ/s84MmTl95LbyZCrGkSEglZe\n rEOg==","X-Forwarded-Encrypted":"i=1;\n AFNElJ8Sx7ix4wtvgUO/SK+P0tu6EbohwE2GmSso5TK3wyJR24x77Eurij9CGRA08icJ6ao25VWM/RFxI3DY@nongnu.org","X-Gm-Message-State":"AOJu0Ywj7bjs4AbTYPbs7PCPELPKy81kSlxOkKRrlR8b4i46icvDjNS8\n f6gYrdQPKextGGZ732KTIgmSVGdFQk5/MBcmc2SHXiL8s6lf1cWLYp6BE0qayO7d7LI=","X-Gm-Gg":"AeBDietMI7TBPiQR5at4aX8Ta9lAX4nyFyS6eXvaWf5fjT6ooMrb+zB4WFClXEsQIPL\n Y5dTm1ozeWuDyyxg5KLm3YUoelolbtxaxiNuDLJoR9GunfBO36uzbiOl2fpS3pPrvWRoX+MpBke\n kAtwE8KDuViCEydO3q18s6/1gRMyS8mYnTx2Ey5V3mhQkiu21HhLU4fPt++bPRmnhsEgxQY9z34\n mw9EuW+N0vI0EabTqdw+oJr8K8BE8jOksA3wl8Y+A/rP0CWyhSDVWXSf8Uab0haXH+560cS8LdZ\n z+gk+J1lCrUDxBMjnmeQqQUmCB5Xrr9bdy++Cpz9c6sbsd9T2nii/9Efisb407+IKwancYLaXDd\n 20lCGPmBKN+JNJWXovL/8QhWeCtHdMbQ8ASPyLWVdja8wJ8osrIjMwIqHx2fKuJS+169JIcVxqx\n CZ3XcRQmuvrFFxwiWZEMd370Gy8ANdSKPIWzOMfvYNznuYe8lf4olSu/6G4g5DM0tIfzxrVvt0h\n eEdJSquMZDdZh5ujHooDcXK","X-Received":"by 2002:a17:90b:38ca:b0:35d:93ff:2855 with SMTP id\n 98e67ed59e1d1-35e42763a73mr24002550a91.8.1776298423935;\n Wed, 15 Apr 2026 17:13:43 -0700 (PDT)","Message-ID":"<34374075-e340-4294-ae43-62d1422b5029@linaro.org>","Date":"Thu, 16 Apr 2026 10:13:37 +1000","MIME-Version":"1.0","User-Agent":"Mozilla Thunderbird","Subject":"Re: [RFC PATCH v5 4/6] target/mips: Convert MSA LD/ST.W (Word Vector)","To":"=?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>,\n qemu-devel@nongnu.org","Cc":"Jiaxun Yang <jiaxun.yang@flygoat.com>,\n Aleksandar Rikalo <arikalo@gmail.com>, Aurelien Jarno <aurelien@aurel32.net>","References":"<20260415202027.83008-1-philmd@linaro.org>\n <20260415202027.83008-5-philmd@linaro.org>","From":"Richard Henderson <richard.henderson@linaro.org>","Content-Language":"en-US","In-Reply-To":"<20260415202027.83008-5-philmd@linaro.org>","Content-Type":"text/plain; charset=UTF-8; format=flowed","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::1035;\n envelope-from=richard.henderson@linaro.org; helo=mail-pj1-x1035.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"}}]