Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2222678/?format=api
{ "id": 2222678, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2222678/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260413122233.375945-2-ajay.nandam@oss.qualcomm.com/", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/1.1/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260413122233.375945-2-ajay.nandam@oss.qualcomm.com>", "date": "2026-04-13T12:22:31", "name": "[v1,1/3] pinctrl: qcom: lpass-lpi: Switch to PM clock framework for runtime PM", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "e3d26887f57af8bc852c01846b1303065f930159", "submitter": { "id": 93131, "url": "http://patchwork.ozlabs.org/api/1.1/people/93131/?format=api", "name": "Ajay Kumar Nandam", "email": "ajay.nandam@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260413122233.375945-2-ajay.nandam@oss.qualcomm.com/mbox/", "series": [ { "id": 499692, "url": "http://patchwork.ozlabs.org/api/1.1/series/499692/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=499692", "date": "2026-04-13T12:22:30", "name": "pinctrl: qcom: lpass-lpi: PM clock framework cleanup and fixes", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/499692/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2222678/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2222678/checks/", "tags": {}, "headers": { "Return-Path": "\n <linux-gpio+bounces-35087-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-gpio@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=TzLNs6Gg;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=huPLBe2g;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35087-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"TzLNs6Gg\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"huPLBe2g\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.168.131", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com" ], "Received": [ "from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fvRPw5fy1z1yDF\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 13 Apr 2026 22:23:00 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 874F33006B3C\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 13 Apr 2026 12:22:55 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id D76613C4559;\n\tMon, 13 Apr 2026 12:22:54 +0000 (UTC)", "from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com\n [205.220.168.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 669433C4542\n\tfor <linux-gpio@vger.kernel.org>; Mon, 13 Apr 2026 12:22:53 +0000 (UTC)", "from pps.filterd (m0279864.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63D7T9lr445957\n\tfor <linux-gpio@vger.kernel.org>; Mon, 13 Apr 2026 12:22:53 GMT", "from mail-yw1-f198.google.com (mail-yw1-f198.google.com\n [209.85.128.198])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dfffhw6fj-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-gpio@vger.kernel.org>; Mon, 13 Apr 2026 12:22:52 +0000 (GMT)", "by mail-yw1-f198.google.com with SMTP id\n 00721157ae682-79aa3a19ea3so68905667b3.0\n for <linux-gpio@vger.kernel.org>;\n Mon, 13 Apr 2026 05:22:52 -0700 (PDT)", "from hu-nandam-hyd.qualcomm.com ([202.46.22.19])\n by smtp.gmail.com with ESMTPSA id\n 00721157ae682-7af400eb1fasm50781657b3.44.2026.04.13.05.22.48\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 13 Apr 2026 05:22:50 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776082974; cv=none;\n b=NWccwY9kVka1e6YR+v35MV5lWzZ9u8CnMBNFoFhVBGWbvBQH19hcW9XxooDCPYWKTMG434uiJUl0C/KVOkNJ4EEsWvQ5ncKZ9Vm3thZ31hlETWMYr5lftSz/rHADC/+hUF1U27FjulkJtUm8T9hos+DWRY3M4tItnJu+wPY3qoE=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776082974; c=relaxed/simple;\n\tbh=WqGjp+3nNmWD37jnenV4bomrrnmUA2taflFijifU3W0=;\n\th=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References:\n\t MIME-Version;\n b=bbRFkEPzEIm1ZnBFtswzu7Hc46Ua4mGbREBIy2hV+qhuBxNDHOG8VKsqoTo45WRyvgz2ZQQgUqJpuWGoB4itbH6UiuNHTG0AO5fXG28qoC8slbAGUj2Yo6xgdPwxbEGsacdx6wQMnVsMhWZVyV8Hpz2ze7S+D7/1LBJA0HV12XA=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=TzLNs6Gg;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=huPLBe2g; arc=none smtp.client-ip=205.220.168.131", "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:date:from:in-reply-to:message-id\n\t:mime-version:references:subject:to; s=qcppdkim1; bh=jIHQxfHe8DT\n\tAODaHCq4F4LiV1LMXh8MqG2eRCRTxoak=; b=TzLNs6Ggz6DeART+AVrG3FRXxtD\n\tkyPJRNCrvj0usGt7jNTK7yp8mTmOe7beCeUW19wxAHkQAGLKH73aAynvuP9dS+h9\n\t2i8mGWW7fJc6SzoOak7pL3S3SYACHIQAVBj1fTiiIj7NLOCt7oQyxCUPaTUromOt\n\t8tcj2qJLXnSMH1H60D9LtL32tMBBUTWojSJtoe3o2wQwdCh1RQOi0OEuBPpKTxD+\n\tLyaoAtG0RpeaXjiCjg6ATQlAS11mDJkBNMAKXnTjiDeP1jw0bvAfNRDvEezOarf2\n\tZ+HjrcFPI1/ONNHLPU4JVVpzb5wB9+IHmukPfUL31Aun0YQn2T/g3BTxR2w==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1776082972; x=1776687772;\n darn=vger.kernel.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=jIHQxfHe8DTAODaHCq4F4LiV1LMXh8MqG2eRCRTxoak=;\n b=huPLBe2gQufZ3Kz1wblHBW7Wwinu5CYsQtSQ7j6UrN8hshtYJttcJd8WZD1JlzxXF7\n ZJ6Ry3x9I6pfCLbp5Tm05CeVvfqSOZIc6DSsOZ4KgKIFKcPQPreGSmstrGBjQRjtGGtD\n rWtsDZKAAOP70JSfiym+vPJipyheyIMODUZglWCbicmXOSe3GDP60ntEvEshrzQH0Ckx\n MsIczoOzpCG2xdRdHkKaol573hOjJs4Aufoy/NVVWa63cHvSlkEshvAIxzaF2tlFZ/Y9\n eZoJQTfdUy8mzz3R9M8ur5iZMZvIuI8MgJvSaCYu/Jp8MLXcbpSAejCZx0x/aseYUdAm\n buaQ==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776082972; x=1776687772;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=jIHQxfHe8DTAODaHCq4F4LiV1LMXh8MqG2eRCRTxoak=;\n b=g4N/1HdJNQCha0hQyGR8X/9H/RwEAEvfHhLgkE0682+NP1bTiKAvW4P97sGPSYrj7p\n N36Qkv58g47/mi61Br/IJew98wyvt1eUdHvXEAMUUd0EJHzHg/DLhWDCBorxCWFrrRWm\n m6b38JmwDxUlwfP9wsrkL6S9akO3a9LgBSJ/0w9qlaRPVCZRnie07ttgIedEZ+VGXNjC\n PFZpoq547GcTn0EwPWKv8AMvPwhcT8Q09nGYtxIQnJHMYKvl20DOk3sUs8RFVBtqWtSm\n iTBNc5nr3KgTGpFBYBY6e0D5WFpa6uHlpVogNtwbmPLZVE5VJQAuA3315Ns/3IXmaRL3\n tLsA==", "X-Forwarded-Encrypted": "i=1;\n AFNElJ+wVZ2hjCeBhQ16QBPpGiC2LMvqEDMK/RpJnTFGbbl6qxnYnDKhRrQCxRdmIzZ8/LNgWt753XeHh0rp@vger.kernel.org", "X-Gm-Message-State": "AOJu0YzwL64LGA923MtcpozF6GCw0H6CqTbuwE+FmtngvdXdXDCIwhBW\n\tNBsd0mkI3uNRfJQYqKfDcEJWlcuItDTI+6wzPa6L8/skSB2giRK/GJj+QJEHSSkXrz5jdWAqTh8\n\tGqZP6infRLzsTYGfCAHI5QtwldTbTWNCEKxK5ItFS9R69144GPx0CJhBmum3aChBL", "X-Gm-Gg": "AeBDietAKzihnxn14shVjcf+598on6N6wrDnq7H6n/5/4RKGA/K+D0A4f4XhZClFoJy\n\tkxAh0Q0SYSjK7D7Nwfr738k7DHVpc57KUnAZM93CA4cJS/wNVUoVMAi3UfVMjEm/tFd+0D/oWEW\n\tE1TpbjbLYNUaXn5pKMTO8LIpQtJUnEZ8fIdZrs49eT4bX57MZ2FJcy5dosCgjzD8JUZl1ELyQ5U\n\tvwbl/0U74ebSoTwh3/rRlqZQFMpx51gSF3hUWexQli3poSsnVmRYbqZNEBKeZZZmM3v2bY2j7VG\n\t4TMMP3C2Efc4MHakcFizHAsnY5TC9J9zQx0/BxPyGf9w3hxglkMOY52QnLm1ciNTH4ZZ2/QL83V\n\taOTgdJmgCcv+M7k9J7eUy07Iac9f3owFvDlZvwW8sGxIvvuWtGQ==", "X-Received": [ "by 2002:a05:690c:60c6:b0:79c:a09a:e596 with SMTP id\n 00721157ae682-7af7253064dmr143747477b3.47.1776082971496;\n Mon, 13 Apr 2026 05:22:51 -0700 (PDT)", "by 2002:a05:690c:60c6:b0:79c:a09a:e596 with SMTP id\n 00721157ae682-7af7253064dmr143747127b3.47.1776082970937;\n Mon, 13 Apr 2026 05:22:50 -0700 (PDT)" ], "From": "Ajay Kumar Nandam <ajay.nandam@oss.qualcomm.com>", "To": "Bjorn Andersson <andersson@kernel.org>, Linus Walleij <linusw@kernel.org>", "Cc": "linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org,\n linux-kernel@vger.kernel.org, srinivas.kandagatla@oss.qualcomm.com", "Subject": "[PATCH v1 1/3] pinctrl: qcom: lpass-lpi: Switch to PM clock framework\n for runtime PM", "Date": "Mon, 13 Apr 2026 17:52:31 +0530", "Message-Id": "<20260413122233.375945-2-ajay.nandam@oss.qualcomm.com>", "X-Mailer": "git-send-email 2.34.1", "In-Reply-To": "<20260413122233.375945-1-ajay.nandam@oss.qualcomm.com>", "References": "<20260413122233.375945-1-ajay.nandam@oss.qualcomm.com>", "Precedence": "bulk", "X-Mailing-List": "linux-gpio@vger.kernel.org", "List-Id": "<linux-gpio.vger.kernel.org>", "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDEzMDEyMiBTYWx0ZWRfX3K+YwpIs5tqb\n EIpnsMKVxnsgxab7qzg50NIxSTV+hMFaUwbix6x92oLdTD1Nan9qzkI7faV3yn2+ccovk6R8rOd\n zD1yl/TUQErbv68quQDuBcU9rTTCcGqa/8EqwyBUJudypAddyjvkswx8fa0WnQ5nmaqkuKzXu7j\n 9xhxXTI3IAXKYHCqMjC9UY1AeKh3cbesXZeQbwGFNoy6QKsTOnTCVncCYDqin/fTRl4YuWZiP0d\n A0C89HvFMlGeOy13gLuHgt3aYwmb5tSJuwFEZsTbQhASPgia5WlRA9UK10JbFepHG3f08xjD3mH\n Pj4J1L5RStwv5sQyMOAKZgan3uYdpg5CEYrZYc7RO7Vr1XNEulwk3YTV9H7l3ey0OjGxdSGom87\n iZ9anXKIXupVSX2uHqRAaBNgT2mpNeLtnyrsowUbxSR/4pL/zuIYxmSkgghi87r8iI7OKn0m+2s\n l5AwLN3m7IRJbIK7nZQ==", "X-Proofpoint-ORIG-GUID": "OYMJBymMF5aKibjDY88UWuaIpkiji_O3", "X-Authority-Analysis": "v=2.4 cv=FOkrAeos c=1 sm=1 tr=0 ts=69dce01c cx=c_pps\n a=g1v0Z557R90hA0UpD/5Yag==:117 a=fChuTYTh2wq5r3m49p7fHw==:17\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=EUspDBNiAAAA:8\n a=hf2oG6dDkt1_u3eYQosA:9 a=MFSWADHSvvjO3QEy5MdX:22", "X-Proofpoint-GUID": "OYMJBymMF5aKibjDY88UWuaIpkiji_O3", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-13_03,2026-04-13_01,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n adultscore=0 malwarescore=0 impostorscore=0 suspectscore=0 priorityscore=1501\n clxscore=1015 spamscore=0 phishscore=0 bulkscore=0 lowpriorityscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604010000 definitions=main-2604130122" }, "content": "Convert the LPASS LPI pinctrl driver to use the PM clock framework for\nruntime power management.\n\nThis allows the LPASS LPI pinctrl driver to drop clock votes when idle,\nimproves power efficiency on platforms using LPASS LPI island mode, and\naligns the driver with common runtime PM patterns used across Qualcomm\nLPASS subsystems.\n\nSigned-off-by: Ajay Kumar Nandam <ajay.nandam@oss.qualcomm.com>\n---\n drivers/pinctrl/qcom/pinctrl-lpass-lpi.c | 36 +++++++++++++------\n drivers/pinctrl/qcom/pinctrl-lpass-lpi.h | 2 ++\n .../pinctrl/qcom/pinctrl-sc7280-lpass-lpi.c | 5 +++\n 3 files changed, 32 insertions(+), 11 deletions(-)", "diff": "diff --git a/drivers/pinctrl/qcom/pinctrl-lpass-lpi.c b/drivers/pinctrl/qcom/pinctrl-lpass-lpi.c\nindex 76aed3296..6d50e06ef 100644\n--- a/drivers/pinctrl/qcom/pinctrl-lpass-lpi.c\n+++ b/drivers/pinctrl/qcom/pinctrl-lpass-lpi.c\n@@ -14,15 +14,16 @@\n \n #include <linux/pinctrl/pinconf-generic.h>\n #include <linux/pinctrl/pinconf.h>\n+#include <linux/pm_runtime.h>\n #include <linux/pinctrl/pinmux.h>\n \n #include \"../pinctrl-utils.h\"\n \n #include \"pinctrl-lpass-lpi.h\"\n+#include <linux/pm_clock.h>\n \n #define MAX_NR_GPIO\t\t32\n #define GPIO_FUNC\t\t0\n-#define MAX_LPI_NUM_CLKS\t2\n \n struct lpi_pinctrl {\n \tstruct device *dev;\n@@ -31,7 +32,6 @@ struct lpi_pinctrl {\n \tstruct pinctrl_desc desc;\n \tchar __iomem *tlmm_base;\n \tchar __iomem *slew_base;\n-\tstruct clk_bulk_data clks[MAX_LPI_NUM_CLKS];\n \t/* Protects from concurrent register updates */\n \tstruct mutex lock;\n \tDECLARE_BITMAP(ever_gpio, MAX_NR_GPIO);\n@@ -480,9 +480,6 @@ int lpi_pinctrl_probe(struct platform_device *pdev)\n \tpctrl->data = data;\n \tpctrl->dev = &pdev->dev;\n \n-\tpctrl->clks[0].id = \"core\";\n-\tpctrl->clks[1].id = \"audio\";\n-\n \tpctrl->tlmm_base = devm_platform_ioremap_resource(pdev, 0);\n \tif (IS_ERR(pctrl->tlmm_base))\n \t\treturn dev_err_probe(dev, PTR_ERR(pctrl->tlmm_base),\n@@ -495,13 +492,17 @@ int lpi_pinctrl_probe(struct platform_device *pdev)\n \t\t\t\t\t \"Slew resource not provided\\n\");\n \t}\n \n-\tret = devm_clk_bulk_get_optional(dev, MAX_LPI_NUM_CLKS, pctrl->clks);\n+\tret = devm_pm_clk_create(dev);\n \tif (ret)\n \t\treturn ret;\n \n-\tret = clk_bulk_prepare_enable(MAX_LPI_NUM_CLKS, pctrl->clks);\n-\tif (ret)\n-\t\treturn dev_err_probe(dev, ret, \"Can't enable clocks\\n\");\n+\tret = of_pm_clk_add_clks(dev);\n+\tif (ret < 0)\n+\t\treturn ret;\n+\n+\tpm_runtime_set_autosuspend_delay(dev, 100);\n+\tpm_runtime_use_autosuspend(dev);\n+\tpm_runtime_enable(dev);\n \n \tpctrl->desc.pctlops = &lpi_gpio_pinctrl_ops;\n \tpctrl->desc.pmxops = &lpi_gpio_pinmux_ops;\n@@ -539,20 +540,33 @@ int lpi_pinctrl_probe(struct platform_device *pdev)\n \treturn 0;\n \n err_pinctrl:\n+\tpm_runtime_disable(dev);\n \tmutex_destroy(&pctrl->lock);\n-\tclk_bulk_disable_unprepare(MAX_LPI_NUM_CLKS, pctrl->clks);\n \n \treturn ret;\n }\n EXPORT_SYMBOL_GPL(lpi_pinctrl_probe);\n \n+int lpi_pinctrl_runtime_suspend(struct device *dev)\n+{\n+\treturn pm_clk_suspend(dev);\n+}\n+EXPORT_SYMBOL_GPL(lpi_pinctrl_runtime_suspend);\n+\n+int lpi_pinctrl_runtime_resume(struct device *dev)\n+{\n+\treturn pm_clk_resume(dev);\n+}\n+EXPORT_SYMBOL_GPL(lpi_pinctrl_runtime_resume);\n+\n void lpi_pinctrl_remove(struct platform_device *pdev)\n {\n \tstruct lpi_pinctrl *pctrl = platform_get_drvdata(pdev);\n \tint i;\n \n+\tpm_runtime_disable(pctrl->dev);\n+\n \tmutex_destroy(&pctrl->lock);\n-\tclk_bulk_disable_unprepare(MAX_LPI_NUM_CLKS, pctrl->clks);\n \n \tfor (i = 0; i < pctrl->data->npins; i++)\n \t\tpinctrl_generic_remove_group(pctrl->ctrl, i);\ndiff --git a/drivers/pinctrl/qcom/pinctrl-lpass-lpi.h b/drivers/pinctrl/qcom/pinctrl-lpass-lpi.h\nindex f48368492..ae94ef48d 100644\n--- a/drivers/pinctrl/qcom/pinctrl-lpass-lpi.h\n+++ b/drivers/pinctrl/qcom/pinctrl-lpass-lpi.h\n@@ -107,5 +107,7 @@ struct lpi_pinctrl_variant_data {\n \n int lpi_pinctrl_probe(struct platform_device *pdev);\n void lpi_pinctrl_remove(struct platform_device *pdev);\n+int lpi_pinctrl_runtime_suspend(struct device *dev);\n+int lpi_pinctrl_runtime_resume(struct device *dev);\n \n #endif /*__PINCTRL_LPASS_LPI_H__*/\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sc7280-lpass-lpi.c b/drivers/pinctrl/qcom/pinctrl-sc7280-lpass-lpi.c\nindex 750f41031..2d955643d 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sc7280-lpass-lpi.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sc7280-lpass-lpi.c\n@@ -139,10 +139,15 @@ static const struct of_device_id lpi_pinctrl_of_match[] = {\n };\n MODULE_DEVICE_TABLE(of, lpi_pinctrl_of_match);\n \n+static const struct dev_pm_ops lpi_pinctrl_pm_ops = {\n+\tRUNTIME_PM_OPS(lpi_pinctrl_runtime_suspend, lpi_pinctrl_runtime_resume, NULL)\n+};\n+\n static struct platform_driver lpi_pinctrl_driver = {\n \t.driver = {\n \t\t .name = \"qcom-sc7280-lpass-lpi-pinctrl\",\n \t\t .of_match_table = lpi_pinctrl_of_match,\n+\t\t .pm = pm_ptr(&lpi_pinctrl_pm_ops),\n \t},\n \t.probe = lpi_pinctrl_probe,\n \t.remove = lpi_pinctrl_remove,\n", "prefixes": [ "v1", "1/3" ] }