get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/1.1/patches/2220253/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2220253,
    "url": "http://patchwork.ozlabs.org/api/1.1/patches/2220253/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260406182609.193886-16-pierrick.bouvier@linaro.org/",
    "project": {
        "id": 14,
        "url": "http://patchwork.ozlabs.org/api/1.1/projects/14/?format=api",
        "name": "QEMU Development",
        "link_name": "qemu-devel",
        "list_id": "qemu-devel.nongnu.org",
        "list_email": "qemu-devel@nongnu.org",
        "web_url": "",
        "scm_url": "",
        "webscm_url": ""
    },
    "msgid": "<20260406182609.193886-16-pierrick.bouvier@linaro.org>",
    "date": "2026-04-06T18:26:04",
    "name": "[v8,15/20] target/arm/tcg/translate-a64.c: use translator_ldl_end instead of arm_ldl_code",
    "commit_ref": null,
    "pull_url": null,
    "state": "new",
    "archived": false,
    "hash": "1e713b5a907cb8bc555406b09d70c82274d228c1",
    "submitter": {
        "id": 85798,
        "url": "http://patchwork.ozlabs.org/api/1.1/people/85798/?format=api",
        "name": "Pierrick Bouvier",
        "email": "pierrick.bouvier@linaro.org"
    },
    "delegate": null,
    "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260406182609.193886-16-pierrick.bouvier@linaro.org/mbox/",
    "series": [
        {
            "id": 498886,
            "url": "http://patchwork.ozlabs.org/api/1.1/series/498886/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=498886",
            "date": "2026-04-06T18:25:52",
            "name": "target/arm: single-binary",
            "version": 8,
            "mbox": "http://patchwork.ozlabs.org/series/498886/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/2220253/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/2220253/checks/",
    "tags": {},
    "headers": {
        "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>",
        "X-Original-To": "incoming@patchwork.ozlabs.org",
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=Ss1rUbC6;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"
        ],
        "Received": [
            "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fqHtv3rHwz1xtJ\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 07 Apr 2026 04:30:15 +1000 (AEST)",
            "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1w9oen-0007Vb-Go; Mon, 06 Apr 2026 14:26:41 -0400",
            "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <pierrick.bouvier@linaro.org>)\n id 1w9oel-0007Te-Qy\n for qemu-devel@nongnu.org; Mon, 06 Apr 2026 14:26:39 -0400",
            "from mail-pg1-x536.google.com ([2607:f8b0:4864:20::536])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <pierrick.bouvier@linaro.org>)\n id 1w9oei-0002QJ-5X\n for qemu-devel@nongnu.org; Mon, 06 Apr 2026 14:26:39 -0400",
            "by mail-pg1-x536.google.com with SMTP id\n 41be03b00d2f7-c76d797b180so1896357a12.2\n for <qemu-devel@nongnu.org>; Mon, 06 Apr 2026 11:26:35 -0700 (PDT)",
            "from pc.taild8403c.ts.net (216-71-219-44.dyn.novuscom.net.\n [216.71.219.44]) by smtp.gmail.com with ESMTPSA id\n 41be03b00d2f7-c76c6561fe9sm12765080a12.15.2026.04.06.11.26.33\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 06 Apr 2026 11:26:33 -0700 (PDT)"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1775499994; x=1776104794; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=VxrRBSz7YKINRDuLnlyIQ5KppjL0ah1Oh+mR6eOnL4k=;\n b=Ss1rUbC6kAMOKx6wdT89CeXr1jYLnFZIX1mTGOMn34YeE5Ui2noARdVCl7Wxzpr3bv\n /C0H7RZyVZ2UxZuIQW7V9CtjwDNqoIhb4rXlBZ4bV4uOgn8nkOwWgaKK2rXk9AGE/i7h\n yeNcEOlKUnSoe7c1z5YupPQ9IvBzLIerVgX4na45ToGxJRTUkD8ko5RWuVADgPJfy/od\n T3b3j5eSBkhN9MnuqtCjf3LPsg0Y9Xb/zJJciC5rb9VDG+gAl/eOxxbWyL6Ekl3OnQCJ\n lX6Mb4UAFPfu3+bzMB1NCZlxnYJkShUc5GFfDZCmJ/fX6N+kDAzC/3jYYYcEhdplx2rb\n 5uAQ==",
        "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775499994; x=1776104794;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=VxrRBSz7YKINRDuLnlyIQ5KppjL0ah1Oh+mR6eOnL4k=;\n b=TePhXQ9kt/phIhR5nPMtoJ66UkAW5PPRu2hUSB0JZB/4SVveDaqqzVUIG+IjKLwUjL\n LlkFFxCknwjlHwGtiRAQClofhDgn0ZABQ5rgZbspMbE2rQ2hckyrWfM1+MyPMSOCDL9U\n Z5SE3j7Xl+U8GimI74SP4sCfjkMT2SCzNYQ27DUqOjHwu2f7lENf09ioNYbmQRl7EYv/\n 2GPlw5HYsXMHxNIXnwHFjN0bjkbRFDZ8UAhuZ3HxhXFMBxiwNTQnegQlso2hakyaAsfc\n 6PYc7TaUVNqdHcDhgSuNBJQs6d6wHjrV/SvNnZ/nIznSMxaQuoNFzl2ZWGo6i8xa2CsB\n SIcA==",
        "X-Gm-Message-State": "AOJu0YxnCQaCqNexEfkv3YPDxgsasXKB6Xh+t+hU2VhPi2SdT1qnD8rz\n ulc0n5bDU8Nc261P3sLVgjJQc4ekfd9UIrBFFJpx4sd7twttJkccT8wXraTw9FN0mH13dah+UyO\n hff1dadCznA==",
        "X-Gm-Gg": "AeBDieupqWyAvUjw6DPG3IBZHjboWcVT0dGOoQgh/GZw0VrBRZAwI2TZSX0W9v7zBFG\n EQgZNakRmxIctP3gdnqe7Oh8uNqJOOYoNgSpX6J4oL6tAQMtz9SUauNf8gXKgHs0WVoOPxA8JQD\n 1MPgoP4OTIEJ6CPAkO4hv5IpyH5X2/Gd6SA8wk/M0wgY9lLJQAWv6qUTWXRXxwk6Jy+8QvN4Fw8\n bB8cWI3gxfbAD83jtcGVawyg+i+3DR4t9RwOuwdN8kfFKjKNaBOV89TxBK9gNS8Vg7w16+c2VX2\n q7s/CDetYWFeobt4//uR5yWKAPRUg7HrWTAq07N1WXUH6Rx4tlq0f4Wf2FcbeImKswBuhV7XStJ\n /CNZJuVU0ISdOtNl4x6RekZBCtdke7QQ5w+5MkMyUeKW9vXdB7E7D2zIUCHGBJnqfNT3W9zXfiJ\n viFL+G6fvJmmKrpaLjvbdDxobrR3cqzLQyXu12f0vGAyIKTWE5zqwnIqjk2NGTMUHLGgFQkKmPz\n YqH",
        "X-Received": "by 2002:a05:6a20:e291:b0:39f:5839:af09 with SMTP id\n adf61e73a8af0-39f5839cf5dmr8969096637.10.1775499994364;\n Mon, 06 Apr 2026 11:26:34 -0700 (PDT)",
        "From": "Pierrick Bouvier <pierrick.bouvier@linaro.org>",
        "To": "qemu-devel@nongnu.org",
        "Cc": "Peter Maydell <peter.maydell@linaro.org>,\n Richard Henderson <richard.henderson@linaro.org>, jim.macarthur@linaro.org,\n Pierrick Bouvier <pierrick.bouvier@linaro.org>,\n Paolo Bonzini <pbonzini@redhat.com>, philmd@linaro.org, qemu-arm@nongnu.org",
        "Subject": "[PATCH v8 15/20] target/arm/tcg/translate-a64.c: use\n translator_ldl_end instead of arm_ldl_code",
        "Date": "Mon,  6 Apr 2026 11:26:04 -0700",
        "Message-ID": "<20260406182609.193886-16-pierrick.bouvier@linaro.org>",
        "X-Mailer": "git-send-email 2.47.3",
        "In-Reply-To": "<20260406182609.193886-1-pierrick.bouvier@linaro.org>",
        "References": "<20260406182609.193886-1-pierrick.bouvier@linaro.org>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Received-SPF": "pass client-ip=2607:f8b0:4864:20::536;\n envelope-from=pierrick.bouvier@linaro.org; helo=mail-pg1-x536.google.com",
        "X-Spam_score_int": "-20",
        "X-Spam_score": "-2.1",
        "X-Spam_bar": "--",
        "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no",
        "X-Spam_action": "no action",
        "X-BeenThere": "qemu-devel@nongnu.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "qemu development <qemu-devel.nongnu.org>",
        "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>",
        "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>",
        "List-Post": "<mailto:qemu-devel@nongnu.org>",
        "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>",
        "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>",
        "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org",
        "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"
    },
    "content": "Allows to reduce scope of target/arm/tcg/arm_ldst.h to aarch32 only.\n\nSuggested-by: Richard Henderson <richard.henderson@linaro.org>\nSigned-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>\n---\n target/arm/tcg/translate-a64.c | 5 ++---\n 1 file changed, 2 insertions(+), 3 deletions(-)",
    "diff": "diff --git a/target/arm/tcg/translate-a64.c b/target/arm/tcg/translate-a64.c\nindex 35ad7530c4b..ebab9f36f08 100644\n--- a/target/arm/tcg/translate-a64.c\n+++ b/target/arm/tcg/translate-a64.c\n@@ -25,7 +25,6 @@\n #include \"translate-a64.h\"\n #include \"tcg/tcg-op.h\"\n #include \"qemu/log.h\"\n-#include \"arm_ldst.h\"\n #include \"semihosting/semihost.h\"\n #include \"cpregs.h\"\n \n@@ -10800,7 +10799,7 @@ static void aarch64_tr_translate_insn(DisasContextBase *dcbase, CPUState *cpu)\n     if (pc & 3) {\n         /*\n          * PC alignment fault.  This has priority over the instruction abort\n-         * that we would receive from a translation fault via arm_ldl_code.\n+         * that we would receive from a translation fault via translator_ldl_end.\n          * This should only be possible after an indirect branch, at the\n          * start of the TB.\n          */\n@@ -10812,7 +10811,7 @@ static void aarch64_tr_translate_insn(DisasContextBase *dcbase, CPUState *cpu)\n     }\n \n     s->pc_curr = pc;\n-    insn = arm_ldl_code(env, &s->base, pc, s->sctlr_b);\n+    insn = translator_ldl_end(env, &s->base, pc, MO_LE);\n     s->insn = insn;\n     s->base.pc_next = pc + 4;\n \n",
    "prefixes": [
        "v8",
        "15/20"
    ]
}