Cover Letter Detail
Show a cover letter.
GET /api/1.1/covers/2228903/?format=api
{ "id": 2228903, "url": "http://patchwork.ozlabs.org/api/1.1/covers/2228903/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/cover/20260427134231.531222-1-pshete@nvidia.com/", "project": { "id": 21, "url": "http://patchwork.ozlabs.org/api/1.1/projects/21/?format=api", "name": "Linux Tegra Development", "link_name": "linux-tegra", "list_id": "linux-tegra.vger.kernel.org", "list_email": "linux-tegra@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null }, "msgid": "<20260427134231.531222-1-pshete@nvidia.com>", "date": "2026-04-27T13:42:25", "name": "[v3,0/6] Add Tegra238 and Tegra264 pinctrl support", "submitter": { "id": 82424, "url": "http://patchwork.ozlabs.org/api/1.1/people/82424/?format=api", "name": "Prathamesh Shete", "email": "pshete@nvidia.com" }, "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/cover/20260427134231.531222-1-pshete@nvidia.com/mbox/", "series": [ { "id": 501650, "url": "http://patchwork.ozlabs.org/api/1.1/series/501650/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/list/?series=501650", "date": "2026-04-27T13:42:25", "name": "Add Tegra238 and Tegra264 pinctrl support", "version": 3, "mbox": "http://patchwork.ozlabs.org/series/501650/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/covers/2228903/comments/", "headers": { "Return-Path": "\n <linux-tegra+bounces-14005-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-tegra@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=DzwDOrPa;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-tegra+bounces-14005-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"DzwDOrPa\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.56.12", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com" ], "Received": [ "from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g44X01YVVz1yHv\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 27 Apr 2026 23:43:12 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 61860300E63C\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 27 Apr 2026 13:43:10 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id D12B23CD8D7;\n\tMon, 27 Apr 2026 13:43:09 +0000 (UTC)", "from BN1PR04CU002.outbound.protection.outlook.com\n (mail-eastus2azon11010012.outbound.protection.outlook.com [52.101.56.12])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 506523CBE91;\n\tMon, 27 Apr 2026 13:43:08 +0000 (UTC)", "from SJ0PR03CA0090.namprd03.prod.outlook.com (2603:10b6:a03:331::35)\n by DS0PR12MB8043.namprd12.prod.outlook.com (2603:10b6:8:14d::14) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9870.13; Mon, 27 Apr\n 2026 13:42:57 +0000", "from SJ1PEPF000023D0.namprd02.prod.outlook.com\n (2603:10b6:a03:331:cafe::b1) by SJ0PR03CA0090.outlook.office365.com\n (2603:10b6:a03:331::35) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9846.26 via Frontend Transport; Mon,\n 27 Apr 2026 13:42:57 +0000", "from mail.nvidia.com (216.228.117.160) by\n SJ1PEPF000023D0.mail.protection.outlook.com (10.167.244.4) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9846.18 via Frontend Transport; Mon, 27 Apr 2026 13:42:57 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 27 Apr\n 2026 06:42:38 -0700", "from rnnvmail205.nvidia.com (10.129.68.10) by rnnvmail201.nvidia.com\n (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 27 Apr\n 2026 06:42:37 -0700", "from build-pshete-noble-20260401.internal (10.127.8.11) by\n mail.nvidia.com (10.129.68.10) with Microsoft SMTP Server id 15.2.2562.20 via\n Frontend Transport; Mon, 27 Apr 2026 06:42:34 -0700" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777297389; cv=fail;\n b=Z9p31R5Psbc+gq3JZke0kAdbmfhGFSXkwDqbu7r1ixtZFfkqK3Ybeo5R1SVEg0I35E9SzG9Nn7BqRFIUL0/W8V/vXsx353Q7vIx0+ek4ls2A/XaEwx3jK1jW3KgulI8jV7ZVGM8FEKx6FyvceXT87sEhk/bnBDLeOsjs6MT8IZI=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=E46I+LNEl0DTxQDl2pKIyhUVBi5dJwAE4wcPV/kuelyXK9RmVGJL/wSsUzrsaj5qQRTGcNhgRkoRc7n1XLx6LC5wcvHfc6xcoSYOzP0Jzv7/HqeVp+/L1q3Gn48YgU1ccjiBePh/Ml3I3ptN8BNXHfilgrowGaf2vkp3Xuy05jtDtyYH6f88ZGUusl5STWT2zr3ZIZi4y9Z53wf9rE1bQygeePBIVgn0T8P8OhdCkt1elYUkHfQBOfOgq0saUowiQOOQbjCgx/bpv9/3xcNmL6ZTYqDkSrgqJthR8BdOuFiS6M6srumAtZeXZvPeuYcZzPmgPk73y1GHINln+UMugg==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777297389; c=relaxed/simple;\n\tbh=IA3XrQohtZRVfX+gyPo/XLEmt7yslTe9e+lK15Xw6DI=;\n\th=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type;\n b=Ueo7uPjpFNXF74CZ7BImgd/i7hNHHarER+iGLUjWFm4AbjzjvlD4eQ0p/OM5HfXjlhspSAQdH4MUj9Hv8Y4HMX7qaV8K5b4tXueitzb2KuN14ygGlyXexBFp3xan8ExSsRNbWBCk3dwTSjbDRJYbNUJJm6upcVu5PjWLPSVXM0Y=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=q6mOysEq/IicqGGyaQA/DEmuPsTnLgPFbWxvumi0ZI8=;\n b=ylE6GPjj9WPDXmTkf2iC9VtaZXWyGe9TQbeMNsakzY8EpblbKUo+awBDuPSmiwwbBOLMm9IGTWncRSzLSBdLVgbEDNGRkWcpVfSZpdQjapTbl+Mfb5tzhEO5GX/BGOxhFrV4GKLqNyHpIiGRiluRQKILBvLCYPXTtezsSXXPsjX8SpVSyLwsAzeSshPKE8f5xfZHP4OoKRgaZ4DOa1NSs1rJzrEt1IFJ+mrmoyA0Ms92VEONvxJUUWoCY3RAtpRMtKDDUlyyGkmKhl+1j+I0ei15EYCxjK5oXFnpxuSuPbzLV68fbfutmA0LPznin1pkPsK6m5APCATcvRosLu2cTQ==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=DzwDOrPa; arc=fail smtp.client-ip=52.101.56.12", "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=q6mOysEq/IicqGGyaQA/DEmuPsTnLgPFbWxvumi0ZI8=;\n b=DzwDOrPasOg1a8t0vh6Ko2R766TmP6p/rQghrKofP2MUvLm1p4h56k3rnSjlWcC5yzgvGVITj22Mq0cZ5FzNz3HF7fv0lmI1z7SLI6KuR4I2+058CokMj9OUSM8WCOiwcFUqtwCWhQM9q3OW0Gx5vt5YvtQD1l55eXvkeh/zTH+3hGtl4RfGM4j1yCWIFza536+uy6GH3l5KwkQgiWYkLNsAyzUmnZsB9tBcROiRjOaluaKchRqOuqKrRXHcQ0ocKNFitrHLeqM7naWiBTjIp/nW9fc9HL0pW37p15V+Q2PfN4yYbVdFh0A08IHMQhWGwORwiwxv6zQ3dpzcArzt+A==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C", "From": "<pshete@nvidia.com>", "To": "<linusw@kernel.org>, <thierry.reding@kernel.org>, <pshete@nvidia.com>,\n\t<jonathanh@nvidia.com>, <robh@kernel.org>, <krzk+dt@kernel.org>,\n\t<conor+dt@kernel.org>", "CC": "<webgeek1234@gmail.com>, <rosenp@gmail.com>,\n\t<linux-tegra@vger.kernel.org>, <linux-gpio@vger.kernel.org>,\n\t<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>", "Subject": "[PATCH v3 0/6] Add Tegra238 and Tegra264 pinctrl support", "Date": "Mon, 27 Apr 2026 13:42:25 +0000", "Message-ID": "<20260427134231.531222-1-pshete@nvidia.com>", "X-Mailer": "git-send-email 2.43.0", "Precedence": "bulk", "X-Mailing-List": "linux-tegra@vger.kernel.org", "List-Id": "<linux-tegra.vger.kernel.org>", "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-NV-OnPremToCloud": "ExternallySecured", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "SJ1PEPF000023D0:EE_|DS0PR12MB8043:EE_", "X-MS-Office365-Filtering-Correlation-Id": "a49ec09e-168b-4830-f9e1-08dea462e442", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|7416014|36860700016|376014|82310400026|1800799024|56012099003|18002099003|13003099007;", "X-Microsoft-Antispam-Message-Info": "\n\t/qBnluvD4hWuef9fYSFIJ5cZqWR6YNexY+NJ4uWs4cPlf7Dllzvm4V+QpyrMDazTL4EesC+TIrBg+73Pkz27P3GdtyswslgVYd5eztf55C7idZSQ9s4aAjFkAT5M6raHo2UBpgqzwDsEKwnYIGB8t/H9Tkyw5zf8SCR/tWDmNRp5sKf1wMs2L6TV1QS3g8SrLLlQVE9c2zr/Gmjl+8L5BXn07NYCqdNJ1fTT8ZWWIvRd4EtASuPW5+ETo4wheGRm+vZ+4swkxeQwEzzmEpuCKV0oUqLQlvSHmSYkyN3NiyIz8XY0aRPIwYhae9YT9z0zz1TKjfvjKMA0XdVUbD0BAi0MzT+33qu3QVRP9YBuPLRPHsUF+lV4S2yQcxpR+0EzkktKUl/NZ/q+dPYBaOnGKlZZNc2ibPn937BZT5tlwYHOo0NuxvlwsMm4YrrbTfXQMS0VfUfSx9JIrkeK8bbM6GzOE/sdiTb4yJtuNrYDQMVAL2ktM2VKsJ5lPTuGc8G4sV3THb/b/f8xR322N5q0U4QkAhLy3IGNyJhTx5qanC8Nl/o7q7ATpoepNbx/igg3eQX2YDh0vNSCXM03WLz8iOeff8RObGhPF5b0u1n0y7XxpsxkASCQdAHntRXUIpcHkjVCpvjeatXllMIJac4sRKidtJ+qPHFjiagltw2xD6ItLsyv4WCMtP1xQU4txp1X9ClZpwfkhKRGuiFw0VueXq878aZ7UyTmQ7ScRDlEqAurzbMgmFLLtNVS9iombv3y5pxBYkAxxarBX4b6pru7vw==", "X-Forefront-Antispam-Report": "\n\tCIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(7416014)(36860700016)(376014)(82310400026)(1800799024)(56012099003)(18002099003)(13003099007);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n\tfvGSe2DeIPYxzmkfKbHE8/OtWIPVJn5JbUlOdFAV4Oci5vB+yDfUOwNeYgAnJOrZFoxDNC/9eWNXupKhbeNl8klOJwGbjotxUCg8q4eTVL9hJyuhknyv6TgkCZ9Zn6/+0iFcVbPWtWnjrTqxPRBH9OElDtGONhVJgdFYvLAb0hwaWIhkfGIekJcxuaWp6dFp+8+qNk4gBP9W5Cz0MDZWuVglIZlT++3EhS9koRNN/wH9YyIJscaQKCk7m9Go1yD9hSc9i+d1L6p2Cytwn8VEUrj4O/qptvc9Ohzoh6/5TyuRAh3K2FMBki0J/9peq9YAlPccNC1aKAXnjnBqUvv8W6laEu4W00uepPuDI8GqEIYM62Lsf95MWpYjzQeqw43sUndbr88NweNNraJhF37gyyIrH6vz6ypPoYWY0NH2IBfKMRmDwW6X49buXEeyU5p9", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "27 Apr 2026 13:42:57.5075\n (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n a49ec09e-168b-4830-f9e1-08dea462e442", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n\tSJ1PEPF000023D0.namprd02.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "DS0PR12MB8043" }, "content": "From: Prathamesh Shete <pshete@nvidia.com>\n\nAdd pinctrl driver support for Tegra238 and Tegra264 along with the\ncorresponding device tree binding documentation. Additionally, export\ntegra_pinctrl_probe() to allow the drivers to be built as loadable modules.\n\nChanges in v3:\n - Wrap commit message to 75 chars per line (v2 was too short).\nChanges in v2:\n - Drop the \"arm64: defconfig: make Tegra238 and Tegra264 Pinctrl ...\"\n patch and instead add 'default m if ARCH_TEGRA_{238,264}_SOC' to\n the PINCTRL_TEGRA238 / PINCTRL_TEGRA264 Kconfig entries so the\n drivers are auto-enabled as modules.\n - New patch \"arm64: tegra: Add pinctrl nodes for Tegra264\" that\n describes the three Tegra264 pin controllers (pinmux_main,\n pinmux_aon, pinmux_uphy) in tegra264.dtsi.\n - dt-bindings (Tegra238 and Tegra264 pinmux):\n * Add 'required: compatible, reg' to the top-level schemas.\n * Switch 'unevaluatedProperties: false' to\n 'additionalProperties: false' on the top-level schemas.\n - Reword commit messages to use imperative mood.\n\nLink to v1:\nhttps://lore.kernel.org/linux-tegra/20260409131340.168556-1-pshete@nvidia.com/ \n\n\nPrathamesh Shete (6):\n pinctrl: tegra: Export tegra_pinctrl_probe()\n dt-bindings: pinctrl: Document Tegra238 pin controllers\n pinctrl: tegra: Add Tegra238 pinmux driver\n dt-bindings: pinctrl: Document Tegra264 pin controllers\n pinctrl: tegra: Add Tegra264 pinmux driver\n arm64: tegra: Add pinctrl nodes for Tegra264\n\n .../pinctrl/nvidia,tegra238-pinmux-aon.yaml | 82 +\n .../nvidia,tegra238-pinmux-common.yaml | 73 +\n .../pinctrl/nvidia,tegra238-pinmux.yaml | 219 ++\n .../pinctrl/nvidia,tegra264-pinmux-aon.yaml | 80 +\n .../nvidia,tegra264-pinmux-common.yaml | 84 +\n .../pinctrl/nvidia,tegra264-pinmux-main.yaml | 167 ++\n .../pinctrl/nvidia,tegra264-pinmux-uphy.yaml | 78 +\n arch/arm64/boot/dts/nvidia/tegra264.dtsi | 15 +\n drivers/pinctrl/tegra/Kconfig | 20 +\n drivers/pinctrl/tegra/Makefile | 2 +\n drivers/pinctrl/tegra/pinctrl-tegra.c | 2 +\n drivers/pinctrl/tegra/pinctrl-tegra238.c | 2056 +++++++++++++++\n drivers/pinctrl/tegra/pinctrl-tegra264.c | 2216 +++++++++++++++++\n 13 files changed, 5094 insertions(+)\n create mode 100644 Documentation/devicetree/bindings/pinctrl/nvidia,tegra238-pinmux-aon.yaml\n create mode 100644 Documentation/devicetree/bindings/pinctrl/nvidia,tegra238-pinmux-common.yaml\n create mode 100644 Documentation/devicetree/bindings/pinctrl/nvidia,tegra238-pinmux.yaml\n create mode 100644 Documentation/devicetree/bindings/pinctrl/nvidia,tegra264-pinmux-aon.yaml\n create mode 100644 Documentation/devicetree/bindings/pinctrl/nvidia,tegra264-pinmux-common.yaml\n create mode 100644 Documentation/devicetree/bindings/pinctrl/nvidia,tegra264-pinmux-main.yaml\n create mode 100644 Documentation/devicetree/bindings/pinctrl/nvidia,tegra264-pinmux-uphy.yaml\n create mode 100644 drivers/pinctrl/tegra/pinctrl-tegra238.c\n create mode 100644 drivers/pinctrl/tegra/pinctrl-tegra264.c" }