[{"id":3683134,"web_url":"http://patchwork.ozlabs.org/comment/3683134/","msgid":"<20260428-terrestrial-elegant-bittern-cafcfc@quoll>","list_archive_url":null,"date":"2026-04-28T06:10:31","subject":"Re: [PATCH v3 0/6] Add Tegra238 and Tegra264 pinctrl support","submitter":{"id":68952,"url":"http://patchwork.ozlabs.org/api/people/68952/","name":"Krzysztof Kozlowski","email":"krzk@kernel.org"},"content":"On Mon, Apr 27, 2026 at 01:42:25PM +0000, pshete@nvidia.com wrote:\n> From: Prathamesh Shete \n> \n> Add pinctrl driver support for Tegra238 and Tegra264 along with the\n> corresponding device tree binding documentation. Additionally, export\n> tegra_pinctrl_probe() to allow the drivers to be built as loadable modules.\n> \n> Changes in v3:\n> - Wrap commit message to 75 chars per line (v2 was too short).\n\nFor the record:\n\nb4 diff 20260427134231.531222-1-pshete@nvidia.com\nLooking up https://lore.kernel.org/all/20260427134231.531222-1-pshete@nvidia.com/\nGrabbing thread from lore.kernel.org/all/20260427134231.531222-1-pshete@nvidia.com/t.mbox.gz\nChecking for older revisions\nGrabbing search results from lore.kernel.org\n Added from v2: 6 patches\n---\nAnalyzing 27 messages in the thread\nPreparing fake-am for v2: pinctrl: tegra: Export tegra_pinctrl_probe()\nERROR: v2 series incomplete; unable to create a fake-am range\n---\nCould not create fake-am range for lower series v2\n\nWhen we ask to use standard process to send patches, we ask for this for\na reason.\n\nBest regards,\nKrzysztof","headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-tegra@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256\n header.s=k20201202 header.b=mbTi9/Xt;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-tegra+bounces-14018-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=\"mbTi9/Xt\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=10.30.226.201"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g4VRM23WVz1xvV\n\tfor ; Tue, 28 Apr 2026 16:10:39 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 0CED23008E29\n\tfor ; Tue, 28 Apr 2026 06:10:36 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 93F3A3446C8;\n\tTue, 28 Apr 2026 06:10:35 +0000 (UTC)","from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org\n [10.30.226.201])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 511E3340281;\n\tTue, 28 Apr 2026 06:10:35 +0000 (UTC)","by smtp.kernel.org (Postfix) with ESMTPSA id 63D36C2BCB7;\n\tTue, 28 Apr 2026 06:10:33 +0000 (UTC)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777356635; cv=none;\n b=divSXkSbV1MkakG3j2wp+ocTt27JY2DgR2yJ1rTTjQETfBHPBIR4fIYdbZ4XFLpAR4FJLUhJhYcD6iWubli2K0qxf8K2LnEEwR0M0KMUyOdurDsBiqd/FcMievbbiOeX0LUnMH1wWRGSC1cU4Q0ilu8mM/14ZinnjZJIPqZu+FU=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777356635; c=relaxed/simple;\n\tbh=DEns1PhTGMCdiGSER2v0308nM0XWg7ICGAyYvDQ4J3A=;\n\th=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:\n\t Content-Type:Content-Disposition:In-Reply-To;\n b=PUvu7g9NiSQeeaspM03SW/hXAhGNMk4CcBj9Rb75St29FuFkQZCdWq1OFczQPtITwe0quys9dNEjCiimmgLj2Q086iEMSIcB/Z6ocnlmaqw8itSTGCVx6cKqZGJx3r/agREnKnENG4c2n2i6+kVJEpVTCDlysiH/v1JNt7EU/fo=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=mbTi9/Xt; arc=none smtp.client-ip=10.30.226.201","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;\n\ts=k20201202; t=1777356634;\n\tbh=DEns1PhTGMCdiGSER2v0308nM0XWg7ICGAyYvDQ4J3A=;\n\th=Date:From:To:Cc:Subject:References:In-Reply-To:From;\n\tb=mbTi9/XtjseKnaKl8Tjbs/cReK7KRb1nLGW4LlHFH5iW+rwdRaTds2g1K4PMN0mNE\n\t fyWJxRT9ZKX6zoogwfQRNQMLTV2Dn9hwIQx0qaBXy447I4v65dW7l7CpcZdpiRxEer\n\t 50xNJSqfgG/Ty42al3p4J1YBKy5blgGUEKLqOYEZp/RcCcV6ugDyweCIZgyrHBg6ZN\n\t TyS9qQq9mpvfB7sodxlJN5n1vjVbrlvU1MkXOXCYj5dIWRy8MnrQB+++ppXPSTQqjM\n\t RUFjw7Ehw3cNZH/N/ocBIlDwZz82FfnuNYi6iofje5eGA6cw0CGA/+0x+tuC9Ninuf\n\t 1AIOFNeLHxOuA==","Date":"Tue, 28 Apr 2026 08:10:31 +0200","From":"Krzysztof Kozlowski ","To":"pshete@nvidia.com","Cc":"linusw@kernel.org, thierry.reding@kernel.org, jonathanh@nvidia.com,\n\trobh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org,\n webgeek1234@gmail.com,\n\trosenp@gmail.com, linux-tegra@vger.kernel.org, linux-gpio@vger.kernel.org,\n\tdevicetree@vger.kernel.org, linux-kernel@vger.kernel.org","Subject":"Re: [PATCH v3 0/6] Add Tegra238 and Tegra264 pinctrl support","Message-ID":"<20260428-terrestrial-elegant-bittern-cafcfc@quoll>","References":"<20260427134231.531222-1-pshete@nvidia.com>","Precedence":"bulk","X-Mailing-List":"linux-tegra@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Type":"text/plain; charset=utf-8","Content-Disposition":"inline","In-Reply-To":"<20260427134231.531222-1-pshete@nvidia.com>"}},{"id":3683959,"web_url":"http://patchwork.ozlabs.org/comment/3683959/","msgid":"","list_archive_url":null,"date":"2026-04-29T09:38:52","subject":"Re: [PATCH v3 0/6] Add Tegra238 and Tegra264 pinctrl support","submitter":{"id":66273,"url":"http://patchwork.ozlabs.org/api/people/66273/","name":"Jon Hunter","email":"jonathanh@nvidia.com"},"content":"On 27/04/2026 14:42, pshete@nvidia.com wrote:\n> From: Prathamesh Shete \n> \n> Add pinctrl driver support for Tegra238 and Tegra264 along with the\n> corresponding device tree binding documentation. Additionally, export\n> tegra_pinctrl_probe() to allow the drivers to be built as loadable modules.\n> \n> Changes in v3:\n> - Wrap commit message to 75 chars per line (v2 was too short).\n> Changes in v2:\n> - Drop the \"arm64: defconfig: make Tegra238 and Tegra264 Pinctrl ...\"\n> patch and instead add 'default m if ARCH_TEGRA_{238,264}_SOC' to\n> the PINCTRL_TEGRA238 / PINCTRL_TEGRA264 Kconfig entries so the\n> drivers are auto-enabled as modules.\n> - New patch \"arm64: tegra: Add pinctrl nodes for Tegra264\" that\n> describes the three Tegra264 pin controllers (pinmux_main,\n> pinmux_aon, pinmux_uphy) in tegra264.dtsi.\n> - dt-bindings (Tegra238 and Tegra264 pinmux):\n> * Add 'required: compatible, reg' to the top-level schemas.\n> * Switch 'unevaluatedProperties: false' to\n> 'additionalProperties: false' on the top-level schemas.\n> - Reword commit messages to use imperative mood.\n> \n> Link to v1:\n> https://lore.kernel.org/linux-tegra/20260409131340.168556-1-pshete@nvidia.com/\n> \n> \n> Prathamesh Shete (6):\n> pinctrl: tegra: Export tegra_pinctrl_probe()\n> dt-bindings: pinctrl: Document Tegra238 pin controllers\n> pinctrl: tegra: Add Tegra238 pinmux driver\n> dt-bindings: pinctrl: Document Tegra264 pin controllers\n> pinctrl: tegra: Add Tegra264 pinmux driver\n> arm64: tegra: Add pinctrl nodes for Tegra264\n> \n> .../pinctrl/nvidia,tegra238-pinmux-aon.yaml | 82 +\n> .../nvidia,tegra238-pinmux-common.yaml | 73 +\n> .../pinctrl/nvidia,tegra238-pinmux.yaml | 219 ++\n> .../pinctrl/nvidia,tegra264-pinmux-aon.yaml | 80 +\n> .../nvidia,tegra264-pinmux-common.yaml | 84 +\n> .../pinctrl/nvidia,tegra264-pinmux-main.yaml | 167 ++\n> .../pinctrl/nvidia,tegra264-pinmux-uphy.yaml | 78 +\n> arch/arm64/boot/dts/nvidia/tegra264.dtsi | 15 +\n> drivers/pinctrl/tegra/Kconfig | 20 +\n> drivers/pinctrl/tegra/Makefile | 2 +\n> drivers/pinctrl/tegra/pinctrl-tegra.c | 2 +\n> drivers/pinctrl/tegra/pinctrl-tegra238.c | 2056 +++++++++++++++\n> drivers/pinctrl/tegra/pinctrl-tegra264.c | 2216 +++++++++++++++++\n> 13 files changed, 5094 insertions(+)\n> create mode 100644 Documentation/devicetree/bindings/pinctrl/nvidia,tegra238-pinmux-aon.yaml\n> create mode 100644 Documentation/devicetree/bindings/pinctrl/nvidia,tegra238-pinmux-common.yaml\n> create mode 100644 Documentation/devicetree/bindings/pinctrl/nvidia,tegra238-pinmux.yaml\n> create mode 100644 Documentation/devicetree/bindings/pinctrl/nvidia,tegra264-pinmux-aon.yaml\n> create mode 100644 Documentation/devicetree/bindings/pinctrl/nvidia,tegra264-pinmux-common.yaml\n> create mode 100644 Documentation/devicetree/bindings/pinctrl/nvidia,tegra264-pinmux-main.yaml\n> create mode 100644 Documentation/devicetree/bindings/pinctrl/nvidia,tegra264-pinmux-uphy.yaml\n> create mode 100644 drivers/pinctrl/tegra/pinctrl-tegra238.c\n> create mode 100644 drivers/pinctrl/tegra/pinctrl-tegra264.c\n> \n\n\nFor the series ...\n\nReviewed-by: Jon Hunter \n\nThanks!\nJon","headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-tegra@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=BcZw4NNH;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-tegra+bounces-14055-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"BcZw4NNH\"","smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.85.13","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com","smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=nvidia.com;"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5C8J3mjdz1yHZ\n\tfor ; Wed, 29 Apr 2026 19:45:04 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id BAF9E301A93A\n\tfor ; Wed, 29 Apr 2026 09:39:18 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 42FBF386421;\n\tWed, 29 Apr 2026 09:39:18 +0000 (UTC)","from BYAPR05CU005.outbound.protection.outlook.com\n (mail-westusazon11010013.outbound.protection.outlook.com [52.101.85.13])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id BA8F03BF69A;\n\tWed, 29 Apr 2026 09:39:05 +0000 (UTC)","from LV5PR12MB9754.namprd12.prod.outlook.com (2603:10b6:408:305::12)\n by MN0PR12MB6342.namprd12.prod.outlook.com (2603:10b6:208:3c1::9) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9870.18; Wed, 29 Apr\n 2026 09:38:59 +0000","from LV5PR12MB9754.namprd12.prod.outlook.com\n ([fe80::9667:3c95:27d2:73da]) by LV5PR12MB9754.namprd12.prod.outlook.com\n ([fe80::9667:3c95:27d2:73da%7]) with mapi id 15.20.9870.020; Wed, 29 Apr 2026\n 09:38:58 +0000"],"ARC-Seal":["i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777455554; cv=fail;\n b=YuHm4eKXVLdJRAJlPwqjdL/0D6EgosxkyBsYfDAlGdXrE1SDrT9iwD9C7+b/L1MaYZ8lMLJSVWE92pvYild9Uc93b4aJ3hJzk4T98RHs3wthhfO/bnF4EnpPVBoKqF4RW84XEF56iuN/L2dztspex6CjaZu7fccfrMM/NrSr44A=","i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=EDHbw0cakD00sAPSoNV8De2+f1IdpuCzaon9cSRFZVhP2DcaOSHifnn5sWYAt85Om37zCzWPA6RaqJO/t5ybI8fYVImo08F5Ju1XVrq/zuKKpOWwLoPjVisdGpdouGZwkVDnoNwMn96ZxgjnwlgLbLx92t1+neM0aAz9F4eQsMxz3R6xMxN7LSH8UsC2255kkPKAj3mywy/S8gLc+ahQNCH5zJcMdXWAVKLjaYCsAB7ffxM4h7HSC0QBJP9WJecwKhG8RWV95GfrxuUl1EmSJHoOM5gYtE/hX3FF3Y7j+oPaIKGuP+BfZ0OTTVAPATii3Tify1yKYyJuO/AG67+ldA=="],"ARC-Message-Signature":["i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777455554; c=relaxed/simple;\n\tbh=vWE8GZC9TgIa1b1BY5BVXO2Sn6NCR0Sm3ckGPDHNATU=;\n\th=Message-ID:Date:Subject:To:Cc:References:From:In-Reply-To:\n\t Content-Type:MIME-Version;\n b=VwS6SMwj9VQbik26L3CO2hNJQbrYzaauJM7y45e3rD1i7Zzqj5qiFEgksDZSkp+4uTQQSPfvv4GFBkxhnJZXXmh0fv6K28ZMCHhEISrvI6aAF+wdPeYLlQKzziUky3RCD6qrNaEruYmxczy59QIb7ys6B1x7XlsHDaP64gPcN5s=","i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=KMxe/N+wBBXnH1iC8hK/AJ3v0ZpfpuIJqUWcT4jo3oM=;\n b=SmimPr8JI60jp6e8aqApcC/eQ8SVvFVmetRWOf4aNq0/kr7Thx+6wJvFFN9h2IQdV3Ix8KDBeVrhMsLBp3kHOOf+FrGKcL+kZS1iZ/FXTqMJdKZM8BIfsOsAOqdN+CcFHyPsAWfKBIbBvXRH0lE0lGNTAlGExx1qAQsbNWgHnGdLSu1uVWHnZzD4w2GX9X29uqAam6p+gBL307HiLN9LI7UOphOTG0isFatbP0kbWIJFSq1E+njoW5UzTYLZdExpE/jSlLI3YVn1tD706W5IohmFBB6XRPLsySz+r/4BQmVsEKm3agamciCshuZOP68AFHqA8L/E3O6wQxeFpKgQcQ=="],"ARC-Authentication-Results":["i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=BcZw4NNH; arc=fail smtp.client-ip=52.101.85.13","i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com;\n dkim=pass header.d=nvidia.com; arc=none"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=KMxe/N+wBBXnH1iC8hK/AJ3v0ZpfpuIJqUWcT4jo3oM=;\n b=BcZw4NNHqOcjPASx8/q9zf5UOWXb+QXkFtC8Uv5hLXOXm1Hdeayd5upm8T0L4G1zHk0t9dSLq9BnVA3/6hZ1Of8fKnpHJTqOHD48zyaoRyxnShx6Ok1y3GCQsMLYpEtx9Bx/sTQdVFLcLGdkyKTU4rZvE9QVqdlkckiXoSBcSOXUyO3DO0W7VSARgUAMaHMk+4bFMKVMq9sQEXO0bDUT0MH6T3SYM1hd1S9JMH1mYL2KdftesDEG+RY1parmQvcpvrHf3ZTrDsknusOqMYr5+5CrelqtvwESdKf7c6i/O1TmBGYtNywy4GfpYjQ4hcG7nij8KNEkbw8EGVFhaeYsdg==","Message-ID":"","Date":"Wed, 29 Apr 2026 10:38:52 +0100","User-Agent":"Mozilla Thunderbird","Subject":"Re: [PATCH v3 0/6] Add Tegra238 and Tegra264 pinctrl support","To":"pshete@nvidia.com, linusw@kernel.org, thierry.reding@kernel.org,\n robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org","Cc":"webgeek1234@gmail.com, rosenp@gmail.com, linux-tegra@vger.kernel.org,\n linux-gpio@vger.kernel.org, devicetree@vger.kernel.org,\n linux-kernel@vger.kernel.org","References":"<20260427134231.531222-1-pshete@nvidia.com>","Content-Language":"en-US","From":"Jon Hunter ","In-Reply-To":"<20260427134231.531222-1-pshete@nvidia.com>","Content-Type":"text/plain; charset=UTF-8; format=flowed","Content-Transfer-Encoding":"7bit","X-ClientProxiedBy":"SJ0PR03CA0190.namprd03.prod.outlook.com\n (2603:10b6:a03:2ef::15) To LV5PR12MB9754.namprd12.prod.outlook.com\n (2603:10b6:408:305::12)","Precedence":"bulk","X-Mailing-List":"linux-tegra@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","X-MS-PublicTrafficType":"Email","X-MS-TrafficTypeDiagnostic":"LV5PR12MB9754:EE_|MN0PR12MB6342:EE_","X-MS-Office365-Filtering-Correlation-Id":"ed07a7d9-f868-4ce2-32c1-08dea5d323b1","X-MS-Exchange-SenderADCheck":"1","X-MS-Exchange-AntiSpam-Relay":"0","X-Microsoft-Antispam":"\n\tBCL:0;ARA:13230040|1800799024|10070799003|366016|376014|7416014|56012099003|22082099003|18002099003;","X-Microsoft-Antispam-Message-Info":"\n\tiCtMBjeGXpPJ3BXc1tlzrSDVBr6Xnv5bSySXPxxRxM53qcpax9JZ7DQbljem7ke0SqGHGgJCOEk4Bl1WUUFL3bdc5mVkZtrXXnEB9MxPwbq/HDCBE3hbsx/HaIZCcLNvxgjfn+cqdxdSQL6bQ1vYrmdxqaujcClhfWQk1c7FPweNCa04YnhRrSXNFl1M4kV7TFYLHaK9GN3ojqCvcEGBW2uryUO07Mhp5kOWpElJRJGMol5FkWPPXXqKsMPsI4mNZ9rrwK8Sx4aip6eeqWbNXd43OwCllJgpPGVGNkZDAz/z2CemdepI6GQOc98u3xfG/fa6qvoFgsA8XwykDI99rNsda6entibC74NxAGiKEWx6BSMeUZFE/tWUc95E5uiKHLm7Zro0c3C7Qyt5VVMoPgVJi7toMUa6wjM4MApSYwiI5wmVsPBxJJqPhar2S8zpNKr7hSHIu/oScIuZ52IpkzwELOi0g52r9zqEY+ueFmXmi2Fs5m/a6+ZglyaylgWT+ya/EMqaBvV7OhFpt/zUpM2Qrqi71Nc9ycthRGLyo/gkKlv5utUQ4S4V9hpPYnVT/5vrnSDwNhy0HdODP1TksAQ+38uz+n//Qy4PurpdHrUCvEjympxT9yuOZ4zNCsJZEe0jzjm9q+LbJIIwj8HrLbwptdX7iy+ZgyfCRiWszNWhn79bzzi+Ivvwy+EOtXWcdeoXtwbFaVzf7PncF2hZlijXSFyt7nNJHY7vQcYGmEU=","X-Forefront-Antispam-Report":"\n\tCIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:LV5PR12MB9754.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(10070799003)(366016)(376014)(7416014)(56012099003)(22082099003)(18002099003);DIR:OUT;SFP:1101;","X-MS-Exchange-AntiSpam-MessageData-ChunkCount":"2","X-MS-Exchange-AntiSpam-MessageData-0":"=?utf-8?q?KDBIJGwfoqHLnI23t872KJW6YHLW?=\n\t=?utf-8?q?YtnyyRa6ylt4Aqy/M2WmQcTYKplVC5YzCajzhry2f4EYovrYnbZkE21HXwdxqvCQX?=\n\t=?utf-8?q?U2Ey/+jbRuom+g0kerZGK4JXGQ8m9HE+x3StITobnO19zlhailCpS9dP7nw3Pqkte?=\n\t=?utf-8?q?Sf/FYUDMreqTIYom84guihS6kP+7kWLebcXoaUQaPQILfh/Du/8RLs+lYrKRrNjY7?=\n\t=?utf-8?q?hqFyR7bksMJoEgiiQKKhiwn9zsFcZixwdyoM9c/bOwYgsxrMyEA1cx4Dmedzd+og0?=\n\t=?utf-8?q?6RAYAdX5g7WIBD/26sYC4mR1NBFCwn8eYWci0YoXIgXY7aQxYYaJqGF6RldCh5PGb?=\n\t=?utf-8?q?Y6FcCSoOFmd0bCSOXTx7EiPzVLM7wPalu9AqUWhCYkQmmgjItyOAHFMvbRAs7maiY?=\n\t=?utf-8?q?+h6Li9U3Awol7eOBEEZi3yeIC2qKjhZCwCX5ClQzxZ6z1c024tIw69GJ86b/0n7Kw?=\n\t=?utf-8?q?nNyuJpCW7onJPNWomT3rFXw+3Zt0xbiwwrl5k6Pmr/9UinP6pcwuxPNPD9iMzbC28?=\n\t=?utf-8?q?hwohhClo4V6vUarT38MYNzGtc2DXXWpU31w9m5JhDxE5cbqkGkFv1dgJgF0Zjlaqy?=\n\t=?utf-8?q?hcIvrVZtGVAFo3PQ+2qViYre/PlH45M+e7IVtNdtuRDx/FpnkTRvOkQPh9Yca6gh4?=\n\t=?utf-8?q?FbldMsz+mLGZdhAiFG73ArIExMyIRRWlAdLxAWVeo6glkGFySV7cxQh6up9/SuldB?=\n\t=?utf-8?q?VJ98AshP94z1Msy3mKApaKSZr3gQjSPkhGsjrrIQ1kjJMQilutppGopczqILEfdra?=\n\t=?utf-8?q?fYCUVy0sin+VpmQNfB1TrEdbF8qkpW0F6OX6p6pnj7ELTVVaKbvk8TRbVpzepWVbo?=\n\t=?utf-8?q?IH8K0myF9XW6PDnkYO197MW9zcqSAOzxeJzKkrHamDdOVrO5A8CNyY5Lp2Y7MpBJx?=\n\t=?utf-8?q?ioOnmw3MuV0IBUZTJtBiCF1lgruBgYK3E3Apl9QPaWkgt+hSjFdzx1aKxAAT/H6cJ?=\n\t=?utf-8?q?Yn4Ii0mF5muPij8Gb9J2wIq8SF3FuFAajusN8NX/i6aienR0K8EMEiNG4MFimCzTR?=\n\t=?utf-8?q?qlfFLZ2TjPzXSdOdMHLD/2SeuDSa0QMSrFs3wFiHW8ncIidy7nYnjdKf5SgkDWhhD?=\n\t=?utf-8?q?FnYb7clSxLUI8d6rn24+oHL9MSZxOCoB6XHC9Mju1GVpc1EysZJCDrwyhW7DFOFcB?=\n\t=?utf-8?q?yx1XgaC65TR7m7FkHb9SggwpG2EqxhssniF1NSthB11gbLLsZIpSxtLD+bSTgR3KA?=\n\t=?utf-8?q?/14IYuGvdtnh1Xdq4SbWdDcOIqv9d80wWugExW0aE9Ct+TzrfO5n0Fg4qEiY/mj+h?=\n\t=?utf-8?q?LlwBv7wfqXfjB6zcgxKODjXYCgkjB2pD09FIxfKfCE0/BOtgCXpwN0KXLH6KZ5aK4?=\n\t=?utf-8?q?QdqCAsfW2wkMsCXBo5FUBP5pycmwGRtXg0Bt4Nf0AZwPw/MvNFSTPrLehzzdRkb2p?=\n\t=?utf-8?q?cY/v24oxYbkUjyT9NAFB55omePqGBihlM3umLSLAw/rl+cp1/yFem8x/jbD46vrKI?=\n\t=?utf-8?q?SmVxxJq49PMUg/1U4uazotvneMG5PeIIdNhAM+HL/eQwKIx9I20zdQwgSoCxvV8m0?=\n\t=?utf-8?q?Va+nGmdK63dfHo8dB84sk84IoxmYJd15Y5lbazh4TbPrFnRHRlZ9zITJAJzvtWtEp?=\n\t=?utf-8?q?e0fh8zZQM31t0O8xZ/B3Mro/xuEQMCjSduePnw3dfsTWzDJq2SX4KIcby0GirgMBE?=\n\t=?utf-8?q?h2tmY/CAnqr82oOv9N2ZGy8goPPLkUZ3lTgA+GOQohtiID9Gn6FrgXo9gslRxEBA5?=\n\t=?utf-8?q?8PsX0Yh6xKHrKCZk6?=","X-MS-Exchange-AntiSpam-MessageData-1":"H43mPib7BfDXWw==","X-OriginatorOrg":"Nvidia.com","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n ed07a7d9-f868-4ce2-32c1-08dea5d323b1","X-MS-Exchange-CrossTenant-AuthSource":"LV5PR12MB9754.namprd12.prod.outlook.com","X-MS-Exchange-CrossTenant-AuthAs":"Internal","X-MS-Exchange-CrossTenant-OriginalArrivalTime":"29 Apr 2026 09:38:58.9334\n (UTC)","X-MS-Exchange-CrossTenant-FromEntityHeader":"Hosted","X-MS-Exchange-CrossTenant-Id":"43083d15-7273-40c1-b7db-39efd9ccc17a","X-MS-Exchange-CrossTenant-MailboxType":"HOSTED","X-MS-Exchange-CrossTenant-UserPrincipalName":"\n 3fRL6fDPjTtOadN5WWIO82XQpSTNOcICQHLR5+99S3t4Pi8IuHENWx9yoVowPNKxT2qfEnnQLE6+bTchqK0sMQ==","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"MN0PR12MB6342"}}]