diff mbox series

[U-Boot,1/3] fsl_sec: fix register layout on Layerscape architectures

Message ID 20190130120103.10506-1-laurentiu.tudor@nxp.com
State Superseded
Delegated to: York Sun
Headers show
Series [U-Boot,1/3] fsl_sec: fix register layout on Layerscape architectures | expand

Commit Message

Laurentiu Tudor Jan. 30, 2019, 12:01 p.m. UTC
From: Laurentiu Tudor <laurentiu.tudor@nxp.com>

On Layerscape architectures the SEC memory map is 1MB and the
register blocks contained in it are 64KB aligned, not 4KB as
the ccsr_sec structure currently assumes. Fix the layout of
the structure for these architectures.

Signed-off-by: Laurentiu Tudor <laurentiu.tudor@nxp.com>
---
 include/fsl_sec.h | 8 ++++++++
 1 file changed, 8 insertions(+)

Comments

Horia Geantă Jan. 30, 2019, 12:17 p.m. UTC | #1
On 1/30/2019 2:01 PM, laurentiu.tudor@nxp.com wrote:
> From: Laurentiu Tudor <laurentiu.tudor@nxp.com>
> 
> On Layerscape architectures the SEC memory map is 1MB and the
> register blocks contained in it are 64KB aligned, not 4KB as
> the ccsr_sec structure currently assumes. Fix the layout of
> the structure for these architectures.
> 
> Signed-off-by: Laurentiu Tudor <laurentiu.tudor@nxp.com>
For the series:
Reviewed-by: Horia Geantă <horia.geanta@nxp.com>

Thanks,
Horia
Bharat Bhushan Jan. 30, 2019, 2:42 p.m. UTC | #2
> -----Original Message-----
> From: upstream-release-bounces@linux.nxdi.nxp.com <upstream-release-
> bounces@linux.nxdi.nxp.com> On Behalf Of laurentiu.tudor@nxp.com
> Sent: Wednesday, January 30, 2019 5:31 PM
> To: u-boot@lists.denx.de; Prabhakar Kushwaha
> <prabhakar.kushwaha@nxp.com>; York Sun <york.sun@nxp.com>
> Cc: Laurentiu Tudor <laurentiu.tudor@nxp.com>
> Subject: [upstream-release] [PATCH 1/3] fsl_sec: fix register layout on
> Layerscape architectures
> 
> From: Laurentiu Tudor <laurentiu.tudor@nxp.com>
> 
> On Layerscape architectures the SEC memory map is 1MB and the register
> blocks contained in it are 64KB aligned, not 4KB as the ccsr_sec structure
> currently assumes. Fix the layout of the structure for these architectures.
> 
> Signed-off-by: Laurentiu Tudor <laurentiu.tudor@nxp.com>

Reviewed-by: Bharat Bhushan <bharat.bhushan@nxp.com>


> ---
>  include/fsl_sec.h | 8 ++++++++
>  1 file changed, 8 insertions(+)
> 
> diff --git a/include/fsl_sec.h b/include/fsl_sec.h index
> 16e3fcb5a1..be08a2b88b 100644
> --- a/include/fsl_sec.h
> +++ b/include/fsl_sec.h
> @@ -121,10 +121,18 @@ typedef struct ccsr_sec {
>  	u32	chanum_ls;	/* CHA Number Register, LS */
>  	u32	secvid_ms;	/* SEC Version ID Register, MS */
>  	u32	secvid_ls;	/* SEC Version ID Register, LS */
> +#if defined(CONFIG_FSL_LSCH2) || defined(CONFIG_FSL_LSCH3)
> +	u8	res9[0x6f020];
> +#else
>  	u8	res9[0x6020];
> +#endif
>  	u32	qilcr_ms;	/* Queue Interface LIODN CFG Register, MS
> */
>  	u32	qilcr_ls;	/* Queue Interface LIODN CFG Register, LS */
> +#if defined(CONFIG_FSL_LSCH2) || defined(CONFIG_FSL_LSCH3)
> +	u8	res10[0x8ffd8];
> +#else
>  	u8	res10[0x8fd8];
> +#endif
>  } ccsr_sec_t;
> 
>  #define SEC_CTPR_MS_AXI_LIODN		0x08000000
> --
> 2.17.1
> 
> _______________________________________________
> upstream-release mailing list
> upstream-release@linux.nxdi.nxp.com
> https://emea01.safelinks.protection.outlook.com/?url=https%3A%2F%2Flin
> ux.nxdi.nxp.com%2Fmailman%2Flistinfo%2Fupstream-
> release&amp;data=02%7C01%7Cbharat.bhushan%40nxp.com%7C4ce1e3290
> 6cf486d062508d686aa9f4f%7C686ea1d3bc2b4c6fa92cd99c5c301635%7C0%7C0
> %7C636844464713844776&amp;sdata=siuiBHEwywauPP22fsYTU98mMJP2dS3
> %2BDAAGIl0MPfM%3D&amp;reserved=0
diff mbox series

Patch

diff --git a/include/fsl_sec.h b/include/fsl_sec.h
index 16e3fcb5a1..be08a2b88b 100644
--- a/include/fsl_sec.h
+++ b/include/fsl_sec.h
@@ -121,10 +121,18 @@  typedef struct ccsr_sec {
 	u32	chanum_ls;	/* CHA Number Register, LS */
 	u32	secvid_ms;	/* SEC Version ID Register, MS */
 	u32	secvid_ls;	/* SEC Version ID Register, LS */
+#if defined(CONFIG_FSL_LSCH2) || defined(CONFIG_FSL_LSCH3)
+	u8	res9[0x6f020];
+#else
 	u8	res9[0x6020];
+#endif
 	u32	qilcr_ms;	/* Queue Interface LIODN CFG Register, MS */
 	u32	qilcr_ls;	/* Queue Interface LIODN CFG Register, LS */
+#if defined(CONFIG_FSL_LSCH2) || defined(CONFIG_FSL_LSCH3)
+	u8	res10[0x8ffd8];
+#else
 	u8	res10[0x8fd8];
+#endif
 } ccsr_sec_t;
 
 #define SEC_CTPR_MS_AXI_LIODN		0x08000000