Message ID | 20230419135351.98376-1-kito.cheng@sifive.com |
---|---|
State | New |
Headers | show |
Series | [wwwdocs] gcc-13: Add release note for RISC-V | expand |
LGTM。
juzhe.zhong@rivai.ai
From: Kito Cheng
Date: 2023-04-19 21:53
To: gcc-patches; kito.cheng; palmer; juzhe.zhong; jeffreyalaw
CC: Kito Cheng
Subject: [wwwdocs] gcc-13: Add release note for RISC-V
---
htdocs/gcc-13/changes.html | 31 ++++++++++++++++++++++++++++++-
1 file changed, 30 insertions(+), 1 deletion(-)
diff --git a/htdocs/gcc-13/changes.html b/htdocs/gcc-13/changes.html
index f6941534..5427f805 100644
--- a/htdocs/gcc-13/changes.html
+++ b/htdocs/gcc-13/changes.html
@@ -636,9 +636,32 @@ a work-in-progress.</p>
<h3 id="riscv">RISC-V</h3>
<ul>
- <li>New ISA extension support for zawrs.</li>
+ <li>Supports vector intrinsics as specified in <a
+ href="https://github.com/riscv-non-isa/rvv-intrinsic-doc/tree/v0.11.x">
+ version 0.11 of the RISC-V vector intrinsic specification</a>,
+ thanks Ju-Zhe Zhong from <a href="https://rivai-ic.com.cn/">RiVAI</a>
+ for contributing most of implementation.
+ </li>
<li>Support for the following vendor extensions has been added:
<ul>
+ <li>Zawrs</li>
+ <li>Zicbom</li>
+ <li>Zicboz</li>
+ <li>Zicbop</li>
+ <li>Zfh</li>
+ <li>Zfhmin</li>
+ <li>Zmmul</li>
+ <li>Zdinx</li>
+ <li>Zfinx</li>
+ <li>Zhinx</li>
+ <li>Zhinxmin</li>
+ <li>Zksh</li>
+ <li>Zksed</li>
+ <li>Zknd</li>
+ <li>Zkne</li>
+ <li>Zbkb</li>
+ <li>Zbkc</li>
+ <li>Zbkx</li>
<li>XTheadBa</li>
<li>XTheadBb</li>
<li>XTheadBs</li>
@@ -657,8 +680,14 @@ a work-in-progress.</p>
option (GCC identifiers in parentheses).
<ul>
<li>T-Head's XuanTie C906 (<code>thead-c906</code>).</li>
+ <li>Ventana's VT1 (<code>ventana-vt1</code>).</li>
</ul>
</li>
+ <li>Improves the multi-lib selection mechanism for the bare-metal toolchain
+ (riscv*-elf*). GCC will now automatically select the best-fit multi-lib
+ candidate instead of requiring all possible reuse rules to be listed at
+ build time.
+ </li>
</ul>
<!-- <h3 id="rx">RX</h3> -->
On Wed, 19 Apr 2023 06:53:51 PDT (-0700), kito.cheng@sifive.com wrote: > --- > htdocs/gcc-13/changes.html | 31 ++++++++++++++++++++++++++++++- > 1 file changed, 30 insertions(+), 1 deletion(-) > > diff --git a/htdocs/gcc-13/changes.html b/htdocs/gcc-13/changes.html > index f6941534..5427f805 100644 > --- a/htdocs/gcc-13/changes.html > +++ b/htdocs/gcc-13/changes.html > @@ -636,9 +636,32 @@ a work-in-progress.</p> > > <h3 id="riscv">RISC-V</h3> > <ul> > - <li>New ISA extension support for zawrs.</li> > + <li>Supports vector intrinsics as specified in <a Maybe "Support for vector intrinsics"? That matches how the other ones are written. > + href="https://github.com/riscv-non-isa/rvv-intrinsic-doc/tree/v0.11.x"> > + version 0.11 of the RISC-V vector intrinsic specification</a>, > + thanks Ju-Zhe Zhong from <a href="https://rivai-ic.com.cn/">RiVAI</a> > + for contributing most of implementation. > + </li> > <li>Support for the following vendor extensions has been added: > <ul> > + <li>Zawrs</li> These aren't vendor extensions. We should probably have another header. > + <li>Zicbom</li> > + <li>Zicboz</li> > + <li>Zicbop</li> > + <li>Zfh</li> > + <li>Zfhmin</li> > + <li>Zmmul</li> > + <li>Zdinx</li> > + <li>Zfinx</li> > + <li>Zhinx</li> > + <li>Zhinxmin</li> > + <li>Zksh</li> > + <li>Zksed</li> > + <li>Zknd</li> > + <li>Zkne</li> > + <li>Zbkb</li> > + <li>Zbkc</li> > + <li>Zbkx</li> > <li>XTheadBa</li> > <li>XTheadBb</li> > <li>XTheadBs</li> > @@ -657,8 +680,14 @@ a work-in-progress.</p> > option (GCC identifiers in parentheses). > <ul> > <li>T-Head's XuanTie C906 (<code>thead-c906</code>).</li> > + <li>Ventana's VT1 (<code>ventana-vt1</code>).</li> IIRC we didn't actually merge the VT1 stuff, it was deferred for gcc-14. > </ul> > </li> > + <li>Improves the multi-lib selection mechanism for the bare-metal toolchain > + (riscv*-elf*). GCC will now automatically select the best-fit multi-lib > + candidate instead of requiring all possible reuse rules to be listed at > + build time. > + </li> > </ul> > > <!-- <h3 id="rx">RX</h3> -->
> On Wed, 19 Apr 2023 06:53:51 PDT (-0700), kito.cheng@sifive.com wrote: > > --- > > htdocs/gcc-13/changes.html | 31 ++++++++++++++++++++++++++++++- > > 1 file changed, 30 insertions(+), 1 deletion(-) > > > > diff --git a/htdocs/gcc-13/changes.html b/htdocs/gcc-13/changes.html > > index f6941534..5427f805 100644 > > --- a/htdocs/gcc-13/changes.html > > +++ b/htdocs/gcc-13/changes.html > > @@ -636,9 +636,32 @@ a work-in-progress.</p> > > > > <h3 id="riscv">RISC-V</h3> > > <ul> > > - <li>New ISA extension support for zawrs.</li> > > + <li>Supports vector intrinsics as specified in <a > > Maybe "Support for vector intrinsics"? That matches how the other ones > are written. Thanks, seems like I can’t rely on chatgpt to proofread too much :p > > > + href=" > https://github.com/riscv-non-isa/rvv-intrinsic-doc/tree/v0.11.x"> > > + version 0.11 of the RISC-V vector intrinsic specification</a>, > > + thanks Ju-Zhe Zhong from <a href="https://rivai-ic.com.cn/ > ">RiVAI</a> > > + for contributing most of implementation. > > + </li> > > <li>Support for the following vendor extensions has been added: > > <ul> > > + <li>Zawrs</li> > > These aren't vendor extensions. We should probably have another header. Oh damm, good catch. > > > + <li>Zicbom</li> > > + <li>Zicboz</li> > > + <li>Zicbop</li> > > + <li>Zfh</li> > > + <li>Zfhmin</li> > > + <li>Zmmul</li> > > + <li>Zdinx</li> > > + <li>Zfinx</li> > > + <li>Zhinx</li> > > + <li>Zhinxmin</li> > > + <li>Zksh</li> > > + <li>Zksed</li> > > + <li>Zknd</li> > > + <li>Zkne</li> > > + <li>Zbkb</li> > > + <li>Zbkc</li> > > + <li>Zbkx</li> > > <li>XTheadBa</li> > > <li>XTheadBb</li> > > <li>XTheadBs</li> > > @@ -657,8 +680,14 @@ a work-in-progress.</p> > > option (GCC identifiers in parentheses). > > <ul> > > <li>T-Head's XuanTie C906 (<code>thead-c906</code>).</li> > > + <li>Ventana's VT1 (<code>ventana-vt1</code>).</li> > > IIRC we didn't actually merge the VT1 stuff, it was deferred for gcc-14. Ok, I guess it because i just grab that by tig —grep ^RISC and missed the revert commit. > > </ul> > > </li> > > + <li>Improves the multi-lib selection mechanism for the bare-metal > toolchain > > + (riscv*-elf*). GCC will now automatically select the best-fit > multi-lib > > + candidate instead of requiring all possible reuse rules to be > listed at > > + build time. > > + </li> > > </ul> > > > > <!-- <h3 id="rx">RX</h3> --> >
diff --git a/htdocs/gcc-13/changes.html b/htdocs/gcc-13/changes.html index f6941534..5427f805 100644 --- a/htdocs/gcc-13/changes.html +++ b/htdocs/gcc-13/changes.html @@ -636,9 +636,32 @@ a work-in-progress.</p> <h3 id="riscv">RISC-V</h3> <ul> - <li>New ISA extension support for zawrs.</li> + <li>Supports vector intrinsics as specified in <a + href="https://github.com/riscv-non-isa/rvv-intrinsic-doc/tree/v0.11.x"> + version 0.11 of the RISC-V vector intrinsic specification</a>, + thanks Ju-Zhe Zhong from <a href="https://rivai-ic.com.cn/">RiVAI</a> + for contributing most of implementation. + </li> <li>Support for the following vendor extensions has been added: <ul> + <li>Zawrs</li> + <li>Zicbom</li> + <li>Zicboz</li> + <li>Zicbop</li> + <li>Zfh</li> + <li>Zfhmin</li> + <li>Zmmul</li> + <li>Zdinx</li> + <li>Zfinx</li> + <li>Zhinx</li> + <li>Zhinxmin</li> + <li>Zksh</li> + <li>Zksed</li> + <li>Zknd</li> + <li>Zkne</li> + <li>Zbkb</li> + <li>Zbkc</li> + <li>Zbkx</li> <li>XTheadBa</li> <li>XTheadBb</li> <li>XTheadBs</li> @@ -657,8 +680,14 @@ a work-in-progress.</p> option (GCC identifiers in parentheses). <ul> <li>T-Head's XuanTie C906 (<code>thead-c906</code>).</li> + <li>Ventana's VT1 (<code>ventana-vt1</code>).</li> </ul> </li> + <li>Improves the multi-lib selection mechanism for the bare-metal toolchain + (riscv*-elf*). GCC will now automatically select the best-fit multi-lib + candidate instead of requiring all possible reuse rules to be listed at + build time. + </li> </ul> <!-- <h3 id="rx">RX</h3> -->