Toggle navigation
Patchwork
GNU Compiler Collection
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Archived =
No
| 127448 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Needs Review / ACK
Handled Elsewhere
Search
Archived
No
Yes
Both
Delegate
------
Nobody
jgarzik
arnd
ymano
smfrench
jlayton
tseliot
ogasawara
amitk
awhitcroft
mst
dayangkun
jwboyer
jwboyer
colinking
colinking
azummo
dwmw2
rtg
sconklin
smb
aliguori
bradf
galak
galak
demarchi
ms
bhundven
chbs
kengyu
kadlec
pdp
regit
jabk
laforge
laforge
tonyb
sfr
alai
zecke
zecke
__damien__
luka
luka
prafulla@marvell.com
cyrus
PeterHuewe
kiho
jow
jow
ypwong
nico
dedeckeh
dedeckeh
yousong
yousong
tomcwarren
mb
mrchuck
vineetg76
computersforpeace
Noltari
Noltari
patrick_delaunay
ee07b291
ldir
ldir
stefanct
zhouhan
carldani
blp
ffainelli
ffainelli
regXboi
bbrezillon
pravin
mkp
jpettit
mkresin
mkresin
thess
thess
fbarrat
fbarrat
phil
linville
jesse
tjaalton
esben
abrodkin
abrodkin
diproiettod
tbot
stephenfin
vriera
darball1
sammj
ajd
jogo
jogo
bhelgaas
blogic
blogic
tagr
tagr
tagr
oohal
russellb
ptomsich
agraf
joestringer
davem
davem
davem
mwalle
naveen
pchotard
pepe2k
pepe2k
arj
arj
andmur01
amitay
matttbe
pabeni
istokes
aparcar
Ansuel
goliath
martineau
tytso
danielschwierzeck
hs
mariosix
dcaratti
ovsrobot
ovsrobot
aserdean
XiaoYang
khem
mkorpershoek
marex
tpetazzoni
liwang
robimarko
apritzel
danielhb
groug
mmichelson
npiggin
pareddja
atishp
netdrv
mkubecek
stintel
stintel
jkicinski
cpitchen
maximeh
dsa
jstancek
pm215
bpf
jonhunter
shettyg
lorpie01
acelan
wigyori
wigyori
apopple
dja
alexhung
lynxis
lynxis
brgl
brgl
peda
akodanev
narmstrong
981213
0andriy
chunkeey
snowpatch_ozlabs
snowpatch_ozlabs
snowpatch_ozlabs
aivanov
atishp04
shemminger
blocktrron
monstr
vigneshr
mraynal
horms
stewart
stewart
freenix
rmilecki
rmilecki
rfried
kevery
akumar
ehristev
jacmet
wsa
Jaehoon
rsalvaterra
adrianschmutzler
sjg
hegdevasant
hegdevasant
prom
bmeng
jagan
ukleinek
ukleinek
ag
xypron
metan
kabel
ivanhu
arbab
abelloni
chleroy
apconole
pablo
pablo
svanheule
Hauke
Hauke
legoater
legoater
legoater
rw
rw
wbx
trini
bjonglez
ynezz
aik
sbabic
sbabic
pevik
xback
xback
richiejp
dangole
dangole
forty
next_ghost
anuppatel
anuppatel
echaudron
benh
rgrimm
acer
segher
pratyush
passgat
jms
jms
jms
festevam
mans0n
Andes
ruscur
jk
jk
jk
jk
xuyang
jmberg
linusw
linusw
ymorin
ymorin
numans
matthias_bgg
tambarus
kubu
apalos
dceara
strlen
strlen
pbrobinson
imaximets
spectrum
cazzacarna
neocturne
aldot
TIENFONG
mpe
ktraynor
arnout
nbd
nbd
calebccff
robh
anguy11
paulus
jm
stroese
Apply
«
1
2
...
38
39
40
…
1274
1275
»
Patch
Series
A/F/R/T
S/W/F
Date
Submitter
Delegate
State
[v3,11/12] arm: vld1_types_x3 ACLE intrinsics
arm: vld1q vst1 vst1q vst1 intrinsics
- - - -
-
-
-
2024-01-02
Ezra Sitorus
New
[v3,10/12] arm: vld1_types_x2 ACLE intrinsics
arm: vld1q vst1 vst1q vst1 intrinsics
- - - -
-
-
-
2024-01-02
Ezra Sitorus
New
[v3,09/12] arm: vst1q_types_x4 ACLE intrinsics
arm: vld1q vst1 vst1q vst1 intrinsics
- - - -
-
-
-
2024-01-02
Ezra Sitorus
New
[v3,08/12] arm: vst1q_types_x3 ACLE intrinsics
arm: vld1q vst1 vst1q vst1 intrinsics
- - - -
-
-
-
2024-01-02
Ezra Sitorus
New
[v3,07/12] arm: vst1q_types_x2 ACLE intrinsics
arm: vld1q vst1 vst1q vst1 intrinsics
- - - -
-
-
-
2024-01-02
Ezra Sitorus
New
[v3,06/12] arm: vst1_types_x4 ACLE intrinsics
arm: vld1q vst1 vst1q vst1 intrinsics
- - - -
-
-
-
2024-01-02
Ezra Sitorus
New
[v3,05/12] arm: vst1_types_x3 ACLE intrinsics
arm: vld1q vst1 vst1q vst1 intrinsics
- - - -
-
-
-
2024-01-02
Ezra Sitorus
New
[v3,04/12] arm: vst1_types_x2 ACLE intrinsics
arm: vld1q vst1 vst1q vst1 intrinsics
- - - -
-
-
-
2024-01-02
Ezra Sitorus
New
[v3,03/12] arm: vld1q_types_x4 ACLE intrinsics
arm: vld1q vst1 vst1q vst1 intrinsics
- - - -
-
-
-
2024-01-02
Ezra Sitorus
New
[v3,02/12] arm: vld1q_types_x3 ACLE intrinsics
arm: vld1q vst1 vst1q vst1 intrinsics
- - - -
-
-
-
2024-01-02
Ezra Sitorus
New
[v3,01/12] arm: vld1q_types_x2 ACLE intrinsics
arm: vld1q vst1 vst1q vst1 intrinsics
- - - -
-
-
-
2024-01-02
Ezra Sitorus
New
[v6,1/2] RISC-V: Add crypto vector builtin function.
[v6,1/2] RISC-V: Add crypto vector builtin function.
- - - -
-
-
-
2024-01-02
Feng Wang
New
[v5,2/2] RISC-V: Add crypto vector api-testing cases.
[v5,1/2] RISC-V: Add crypto vector builtin function.
- - - -
-
-
-
2024-01-02
Feng Wang
New
[v5,1/2] RISC-V: Add crypto vector builtin function.
[v5,1/2] RISC-V: Add crypto vector builtin function.
- - - -
-
-
-
2024-01-02
Feng Wang
New
[Committed] RISC-V: Add simplification of dummy len and dummy mask COND_LEN_xxx pattern
[Committed] RISC-V: Add simplification of dummy len and dummy mask COND_LEN_xxx pattern
- - - -
-
-
-
2024-01-02
Juzhe-Zhong
New
Re:Re:[PATCH v4] RISC-V: Handle differences between XTheadvector and Vector
Re:Re:[PATCH v4] RISC-V: Handle differences between XTheadvector and Vector
- - - -
-
-
-
2024-01-02
joshua
New
RISC-V: Make liveness be aware of rgroup number of LENS[dynamic LMUL]
RISC-V: Make liveness be aware of rgroup number of LENS[dynamic LMUL]
- - - -
-
-
-
2024-01-02
Juzhe-Zhong
New
testsuite: Reduce gcc.dg/torture/inline-mem-cpy-1.c by 11 for simulators
testsuite: Reduce gcc.dg/torture/inline-mem-cpy-1.c by 11 for simulators
- - - -
-
-
-
2024-01-02
Hans-Peter Nilsson
New
Re:[PATCH v4] RISC-V: Handle differences between XTheadvector and Vector
Re:[PATCH v4] RISC-V: Handle differences between XTheadvector and Vector
- - - -
-
-
-
2024-01-02
joshua
New
[committed] RISC-V: Modify copyright year of vector-crypto.md
[committed] RISC-V: Modify copyright year of vector-crypto.md
- - - -
-
-
-
2024-01-02
Feng Wang
New
[Committed] RISC-V: Declare STMT_VINFO_TYPE (...) as local variable
[Committed] RISC-V: Declare STMT_VINFO_TYPE (...) as local variable
- - - -
-
-
-
2024-01-02
Juzhe-Zhong
New
[committed] RISC-V: Add crypto machine descriptions
[committed] RISC-V: Add crypto machine descriptions
- - - -
-
-
-
2024-01-02
Feng Wang
New
[RFA,V3] new pass for sign/zero extension elimination
[RFA,V3] new pass for sign/zero extension elimination
- - - -
-
-
-
2024-01-01
Jeff Law
New
config-ml.in: Fix multi-os-dir search
config-ml.in: Fix multi-os-dir search
- - - -
-
-
-
2024-01-01
YunQiang Su
New
[3/3] libgcc: Add basic support for aarch64-gnu (GNU/Hurd on AArch64)
[1/3] Move GNU/Hurd startfile spec from config/i386/gnu.h to config/gnu.h
- - - -
-
-
-
2024-01-01
Sergey Bugaev
New
[2/3] aarch64: Add support for aarch64-gnu (GNU/Hurd on AArch64)
[1/3] Move GNU/Hurd startfile spec from config/i386/gnu.h to config/gnu.h
- - - -
-
-
-
2024-01-01
Sergey Bugaev
New
[1/3] Move GNU/Hurd startfile spec from config/i386/gnu.h to config/gnu.h
[1/3] Move GNU/Hurd startfile spec from config/i386/gnu.h to config/gnu.h
- - - -
-
-
-
2024-01-01
Sergey Bugaev
New
Match: Improve inverted_equal_p for bool and `^` and `==` [PR113186]
Match: Improve inverted_equal_p for bool and `^` and `==` [PR113186]
- - - -
-
-
-
2024-01-01
Andrew Pinski
New
LoongArch: Provide fmin/fmax RTL pattern for vectors
LoongArch: Provide fmin/fmax RTL pattern for vectors
- - - -
-
-
-
2023-12-31
Xi Ruoyao
New
[middle-end,take,#2] Only call targetm.truly_noop_truncation for truncations.
[middle-end,take,#2] Only call targetm.truly_noop_truncation for truncations.
- - - -
-
-
-
2023-12-31
Roger Sayle
New
[v9,2/2] Add gcov MC/DC tests for GDC
[v9,1/2] Add condition coverage (MC/DC)
- - - -
-
-
-
2023-12-31
Jørgen Kvalsvik
New
[v9,1/2] Add condition coverage (MC/DC)
[v9,1/2] Add condition coverage (MC/DC)
- - - -
-
-
-
2023-12-31
Jørgen Kvalsvik
New
install: Correct check-g++ to check-gcc-c++
install: Correct check-g++ to check-gcc-c++
- - - -
-
-
-
2023-12-31
YunQiang Su
New
Pass GUILE down to subdirectories
Pass GUILE down to subdirectories
- - - -
-
-
-
2023-12-30
Tom Tromey
New
MIPS: Add pattern insqisi_extended and inshisi_extended
MIPS: Add pattern insqisi_extended and inshisi_extended
- - - -
-
-
-
2023-12-30
YunQiang Su
New
Ping^3: [PATCH] Add a late-combine pass [PR106594]
Ping^3: [PATCH] Add a late-combine pass [PR106594]
- - - -
-
-
-
2023-12-30
Richard Sandiford
New
libstdc++ testsuite/std/ranges/iota/max_size_type.cc: Reduce /10 for simulators
libstdc++ testsuite/std/ranges/iota/max_size_type.cc: Reduce /10 for simulators
- - - -
-
-
-
2023-12-30
Hans-Peter Nilsson
New
libstdc++ testsuite/20_util/hash/quality.cc: Increase timeout 3x
libstdc++ testsuite/20_util/hash/quality.cc: Increase timeout 3x
- - - -
-
-
-
2023-12-30
Hans-Peter Nilsson
New
[committed] MAINTAINERS: Update my email address
[committed] MAINTAINERS: Update my email address
- - - -
-
-
-
2023-12-30
Joseph Myers
New
middle-end: maintain LCSSA form when peeled vector iterations have virtual operands
middle-end: maintain LCSSA form when peeled vector iterations have virtual operands
- - - -
-
-
-
2023-12-29
Tamar Christina
New
[2/2] MIPS: Implement TARGET_INSN_COSTS
[1/2] RTX_COST: Count instructions
- - - -
-
-
-
2023-12-29
YunQiang Su
New
[1/2] RTX_COST: Count instructions
[1/2] RTX_COST: Count instructions
- - - -
-
-
-
2023-12-29
YunQiang Su
New
[v2,2/2] MIPS: define_attr perf_ratio in mips.md
[v2,1/2] MIPS: add pattern insqisi_extended and inshisi_extended
- - - -
-
-
-
2023-12-29
YunQiang Su
New
[v2,1/2] MIPS: add pattern insqisi_extended and inshisi_extended
[v2,1/2] MIPS: add pattern insqisi_extended and inshisi_extended
- - - -
-
-
-
2023-12-29
YunQiang Su
New
middle-end: Fix dominators updates when peeling with multiple exits [PR113144]
middle-end: Fix dominators updates when peeling with multiple exits [PR113144]
- - - -
-
-
-
2023-12-29
Tamar Christina
New
middle-end: rejects loops with nonlinear inductions and early breaks [PR113163]
middle-end: rejects loops with nonlinear inductions and early breaks [PR113163]
- - - -
-
-
-
2023-12-29
Tamar Christina
New
[20/21] Arm: Add Advanced SIMD cbranch implementation
Untitled series #388362
- - - -
-
-
-
2023-12-29
Tamar Christina
New
AArch64 Update costing for vector conversions [PR110625]
AArch64 Update costing for vector conversions [PR110625]
- - - -
-
-
-
2023-12-29
Tamar Christina
New
[pushed] LoongArch: Fix the format of bstrins_<mode>_for_ior_mask condition (NFC)
[pushed] LoongArch: Fix the format of bstrins_<mode>_for_ior_mask condition (NFC)
- - - -
-
-
-
2023-12-29
Xi Ruoyao
New
Pushed: [PATCH v4] LoongArch: Replace -mexplicit-relocs=auto simple-used address peephole2 with com…
Pushed: [PATCH v4] LoongArch: Replace -mexplicit-relocs=auto simple-used address peephole2 with com…
- - - -
-
-
-
2023-12-29
Xi Ruoyao
New
[2/2] MIPS: define_attr perf_ratio in mips.md
[1/2] MIPS: add pattern insqisi_extended
- - - -
-
-
-
2023-12-29
YunQiang Su
New
[1/2] MIPS: add pattern insqisi_extended
[1/2] MIPS: add pattern insqisi_extended
- - - -
-
-
-
2023-12-29
YunQiang Su
New
Do not count unused scalar use when marking STMT_VINFO_LIVE_P [PR113091]
Do not count unused scalar use when marking STMT_VINFO_LIVE_P [PR113091]
- - - -
-
-
-
2023-12-29
Feng Xue OS
New
[committed] i386: Fix TARGET_USE_VECTOR_FP_CONVERTS SF->DF float_extend splitter [PR113133]
[committed] i386: Fix TARGET_USE_VECTOR_FP_CONVERTS SF->DF float_extend splitter [PR113133]
- - - -
-
-
-
2023-12-29
Uros Bizjak
New
[v1] LoongArch: testsuite:Add loongarch to gcc.dg/vect/slp-26.c.
[v1] LoongArch: testsuite:Add loongarch to gcc.dg/vect/slp-26.c.
- - - -
-
-
-
2023-12-29
chenxiaolong
New
[v1] LoongArch: testsuite:Add loongarch to gcc.dg/vect/slp-21.c.
[v1] LoongArch: testsuite:Add loongarch to gcc.dg/vect/slp-21.c.
- - - -
-
-
-
2023-12-29
chenxiaolong
New
Fix gen-vect-26.c testcase after loops with multiple exits [PR113167]
Fix gen-vect-26.c testcase after loops with multiple exits [PR113167]
- - - -
-
-
-
2023-12-29
Andrew Pinski
New
[v4,6/6] RISC-V: Add support for xtheadvector-specific intrinsics.
[v4] RISC-V: Refactor riscv-vector-builtins-bases.cc
- - - -
-
-
-
2023-12-29
joshua
New
[v4] RISC-V: Handle differences between XTheadvector and Vector
[v4] RISC-V: Handle differences between XTheadvector and Vector
- - - -
-
-
-
2023-12-29
joshua
New
[v4] RISC-V: Adds the prefix "th." for the instructions of XTheadVector.
[v4] RISC-V: Adds the prefix "th." for the instructions of XTheadVector.
- - - -
-
-
-
2023-12-29
joshua
New
[v4] RISC-V: Introduce XTheadVector as a subset of V1.0.0
[v4] RISC-V: Introduce XTheadVector as a subset of V1.0.0
- - - -
-
-
-
2023-12-29
joshua
New
[v4] RISC-V: Change csr_operand into vector_length_operand for vsetvl patterns.
[v4] RISC-V: Change csr_operand into vector_length_operand for vsetvl patterns.
- - - -
-
-
-
2023-12-29
joshua
New
[v4] RISC-V: Change csr_operand into
[v4] RISC-V: Change csr_operand into
- - - -
-
-
-
2023-12-29
joshua
New
[v4] RISC-V: Refactor riscv-vector-builtins-bases.cc
[v4] RISC-V: Refactor riscv-vector-builtins-bases.cc
- - - -
-
-
-
2023-12-29
joshua
New
[v1] LoongArch: testsuite:Add the "-ffast-math" compilation option for the file vect-fmin-3.c.
[v1] LoongArch: testsuite:Add the "-ffast-math" compilation option for the file vect-fmin-3.c.
- - - -
-
-
-
2023-12-29
chenxiaolong
New
Re:[PATCH v4 5/6] RISC-V: Handle differences between XTheadvector and Vector
Re:[PATCH v4 5/6] RISC-V: Handle differences between XTheadvector and Vector
- - - -
-
-
-
2023-12-29
joshua
New
Re:Re:[PATCH v4 5/6] RISC-V: Handle differences between XTheadvector and Vector
Re:Re:[PATCH v4 5/6] RISC-V: Handle differences between XTheadvector and Vector
- - - -
-
-
-
2023-12-29
joshua
New
Re:[PATCH v4 5/6] RISC-V: Handle differences between XTheadvector and Vector
Re:[PATCH v4 5/6] RISC-V: Handle differences between XTheadvector and Vector
- - - -
-
-
-
2023-12-29
joshua
New
[v1,8/8] LoongArch: testsuite:Modify the result check in the FMA file.
LoongArch:Enable testing for common
- - - -
-
-
-
2023-12-29
chenxiaolong
New
[v1,7/8] LoongArch: testsuite:Added additional vectorization "-mlsx" compilation option.
LoongArch:Enable testing for common
- - - -
-
-
-
2023-12-29
chenxiaolong
New
[v1,6/8] LoongArch: testsuite:Added additional vectorization "-mlasx" compilation option.
LoongArch:Enable testing for common
- - - -
-
-
-
2023-12-29
chenxiaolong
New
[v1,5/8] LoongArch: testsuite:Modify the test behavior in file pr60510.f.
LoongArch:Enable testing for common
- - - -
-
-
-
2023-12-29
chenxiaolong
New
[v1,4/8] LoongArch: testsuite:Fix FAIL in file bind_c_array_params_2.f90.
LoongArch:Enable testing for common
- - - -
-
-
-
2023-12-29
chenxiaolong
New
[v1,3/8] LoongArch: testsuite:Added test support for vect-{82, 83}.c.
LoongArch:Enable testing for common
- - - -
-
-
-
2023-12-29
chenxiaolong
New
[v1,2/8] LoongArch: testsuite:Modify the test behavior of the vect-bic-bitmask-{12, 23}.c file.
LoongArch:Enable testing for common
- - - -
-
-
-
2023-12-29
chenxiaolong
New
[v1,1/8] LoongArch: testsuite:Add detection procedures supported by the target.
LoongArch:Enable testing for common
- - - -
-
-
-
2023-12-29
chenxiaolong
New
Re:[PATCH v4 5/6] RISC-V: Handle differences between XTheadvector and Vector
Re:[PATCH v4 5/6] RISC-V: Handle differences between XTheadvector and Vector
- - - -
-
-
-
2023-12-29
joshua
New
回复:[PATCH v4 5/6] RISC-V: Handle differences between XTheadvector and Vector
回复:[PATCH v4 5/6] RISC-V: Handle differences between XTheadvector and Vector
- - - -
-
-
-
2023-12-29
joshua
New
[v4,6/6] RISC-V: Add support for xtheadvector-specific intrinsics.
Untitled series #388306
- - - -
-
-
-
2023-12-29
joshua
New
[v4,5/6] RISC-V: Handle differences between XTheadvector and Vector
Untitled series #388306
- - - -
-
-
-
2023-12-29
joshua
New
[v1] LoongArch: testsuite:Fix FAIL in lasx-xvstelm.c file.
[v1] LoongArch: testsuite:Fix FAIL in lasx-xvstelm.c file.
- - - -
-
-
-
2023-12-29
chenxiaolong
New
[Committed] RISC-V: Robostify testcase pr113112-1.c
[Committed] RISC-V: Robostify testcase pr113112-1.c
- - - -
-
-
-
2023-12-29
Juzhe-Zhong
New
RISC-V: Count pointer type SSA into RVV regs liveness for dynamic LMUL cost model
RISC-V: Count pointer type SSA into RVV regs liveness for dynamic LMUL cost model
- - - -
-
-
-
2023-12-29
Juzhe-Zhong
New
[v3] LoongArch: Replace -mexplicit-relocs=auto simple-used address peephole2 with combine
[v3] LoongArch: Replace -mexplicit-relocs=auto simple-used address peephole2 with combine
- - - -
-
-
-
2023-12-28
Xi Ruoyao
New
[middle-end] Only call targetm.truly_noop_truncation for truncations.
[middle-end] Only call targetm.truly_noop_truncation for truncations.
- - - -
-
-
-
2023-12-28
Roger Sayle
New
Improved RTL expansion of field assignments into promoted registers.
Improved RTL expansion of field assignments into promoted registers.
- - - -
-
-
-
2023-12-28
Roger Sayle
New
MIPS: Implement TARGET_INSN_COSTS
MIPS: Implement TARGET_INSN_COSTS
- - - -
-
-
-
2023-12-28
YunQiang Su
New
aarch64: fortran: Adjust vect-8.f90 for libmvec
aarch64: fortran: Adjust vect-8.f90 for libmvec
- - - -
-
-
-
2023-12-28
Szabolcs Nagy
New
[v2] LoongArch: Merge constant vector permuatation implementations.
[v2] LoongArch: Merge constant vector permuatation implementations.
- - - -
-
-
-
2023-12-28
Li Wei
New
[committed] i386: Cleanup ix86_expand_{unary|binary}_operator issues
[committed] i386: Cleanup ix86_expand_{unary|binary}_operator issues
- - - -
-
-
-
2023-12-28
Uros Bizjak
New
[v1] LoongArch: Merge constant vector permuatation implementations.
[v1] LoongArch: Merge constant vector permuatation implementations.
- - - -
-
-
-
2023-12-28
Li Wei
New
[Committed] RISC-V: Make dynamic LMUL cost model more accurate for conversion codes
[Committed] RISC-V: Make dynamic LMUL cost model more accurate for conversion codes
- - - -
-
-
-
2023-12-28
Juzhe-Zhong
New
[C] C: Fix type compatibility for structs with variable sized fields.
[C] C: Fix type compatibility for structs with variable sized fields.
- - - -
-
-
-
2023-12-27
Martin Uecker
New
aarch64: add 'AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA'
aarch64: add 'AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA'
- - - -
-
-
-
2023-12-27
Di Zhao OS
New
[2/2] LoongArch: When the code model is extreme, the symbol address is obtained through macro instr…
When cmodel=extreme, add macro support and only
- - - -
-
-
-
2023-12-27
Lulu Cheng
New
[1/2] LoongArch: Add the macro implementation of mcmodel=extreme.
When cmodel=extreme, add macro support and only
- - - -
-
-
-
2023-12-27
Lulu Cheng
New
[Committed] RISC-V: Make known NITERS loop be aware of dynamic lmul cost model liveness information
[Committed] RISC-V: Make known NITERS loop be aware of dynamic lmul cost model liveness information
- - - -
-
-
-
2023-12-27
Juzhe-Zhong
New
[V2] RISC-V: Disallow transformation into VLMAX AVL for cond_len_xxx when length is in range [0, 31]
[V2] RISC-V: Disallow transformation into VLMAX AVL for cond_len_xxx when length is in range [0, 31]
- - - -
-
-
-
2023-12-27
Juzhe-Zhong
New
RISC-V: Disallow transformation into VLMAX AVL for cond_len_xxx when length is in range [0, 31]
RISC-V: Disallow transformation into VLMAX AVL for cond_len_xxx when length is in range [0, 31]
- - - -
-
-
-
2023-12-27
Juzhe-Zhong
New
LoongArch: Fix infinite secondary reloading of FCCmode [PR113148]
LoongArch: Fix infinite secondary reloading of FCCmode [PR113148]
- - - -
-
-
-
2023-12-26
Xi Ruoyao
New
«
1
2
...
38
39
40
…
1274
1275
»