Message ID | 20231226053848.25089-1-jeeheng.sia@starfivetech.com |
---|---|
Headers | show |
Series | Basic clock and reset support for StarFive JH8100 RISC-V SoC | expand |
On 26/12/2023 06:38, Sia Jee Heng wrote: > > Patch 16 adds clocks and reset nodes to the JH8100 device tree. > > Changes since [2]: Then this is v2, please version your patches correctly, so tools and people will understand it. Best regards, Krzysztof
On 26/12/2023 06:38, Sia Jee Heng wrote: > Add SYSCRG/SYSCRG-NE/SYSCRG-NW/SYSCRG-SW/AONCRG clock and reset > nodes for JH8100 RISC-V SoC. > > Signed-off-by: Sia Jee Heng <jeeheng.sia@starfivetech.com> > Reviewed-by: Ley Foon Tan <leyfoon.tan@starfivetech.com> > --- ... > compatible = "simple-bus"; > interrupt-parent = <&plic>; > @@ -357,6 +563,99 @@ uart4: serial@121a0000 { > status = "disabled"; > }; > > + necrg: necrg@12320000 { This is a friendly reminder during the review process. It seems my or other reviewer's previous comments were not fully addressed. Maybe the feedback got lost between the quotes, maybe you just forgot to apply it. Please go back to the previous discussion and either implement all requested changes or keep discussing them. Thank you. Best regards, Krzysztof
> -----Original Message----- > From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> > Sent: Tuesday, December 26, 2023 9:39 PM > To: JeeHeng Sia <jeeheng.sia@starfivetech.com>; kernel@esmil.dk; conor@kernel.org; robh+dt@kernel.org; > krzysztof.kozlowski+dt@linaro.org; paul.walmsley@sifive.com; palmer@dabbelt.com; aou@eecs.berkeley.edu; > mturquette@baylibre.com; sboyd@kernel.org; p.zabel@pengutronix.de; emil.renner.berthing@canonical.com; Hal Feng > <hal.feng@starfivetech.com>; Xingyu Wu <xingyu.wu@starfivetech.com> > Cc: linux-riscv@lists.infradead.org; devicetree@vger.kernel.org; linux-kernel@vger.kernel.org; linux-clk@vger.kernel.org; Leyfoon Tan > <leyfoon.tan@starfivetech.com> > Subject: Re: [RFC 16/16] riscv: dts: starfive: jh8100: Add clocks and resets nodes > > On 26/12/2023 06:38, Sia Jee Heng wrote: > > Add SYSCRG/SYSCRG-NE/SYSCRG-NW/SYSCRG-SW/AONCRG clock and reset > > nodes for JH8100 RISC-V SoC. > > > > Signed-off-by: Sia Jee Heng <jeeheng.sia@starfivetech.com> > > Reviewed-by: Ley Foon Tan <leyfoon.tan@starfivetech.com> > > --- > > ... > > > compatible = "simple-bus"; > > interrupt-parent = <&plic>; > > @@ -357,6 +563,99 @@ uart4: serial@121a0000 { > > status = "disabled"; > > }; > > > > + necrg: necrg@12320000 { > > This is a friendly reminder during the review process. Thank you for the friendly reminder and your valuable feedback. I appreciate your guidance during the review process. Your input is crucial, and I'm committed to delivering high-quality code. Thanks again for your time and feedback. > > It seems my or other reviewer's previous comments were not fully > addressed. Maybe the feedback got lost between the quotes, maybe you > just forgot to apply it. Please go back to the previous discussion and > either implement all requested changes or keep discussing them. I didn't ignore your comment. Instead, I misinterpreted it as suggesting the use of a dash instead of an underscore for the node's name. I will make the necessary adjustment and change it back to 'clock-controller'. > > Thank you. > > Best regards, > Krzysztof
> -----Original Message----- > From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> > Sent: Tuesday, December 26, 2023 9:33 PM > To: JeeHeng Sia <jeeheng.sia@starfivetech.com>; kernel@esmil.dk; conor@kernel.org; robh+dt@kernel.org; > krzysztof.kozlowski+dt@linaro.org; paul.walmsley@sifive.com; palmer@dabbelt.com; aou@eecs.berkeley.edu; > mturquette@baylibre.com; sboyd@kernel.org; p.zabel@pengutronix.de; emil.renner.berthing@canonical.com; Hal Feng > <hal.feng@starfivetech.com>; Xingyu Wu <xingyu.wu@starfivetech.com> > Cc: linux-riscv@lists.infradead.org; devicetree@vger.kernel.org; linux-kernel@vger.kernel.org; linux-clk@vger.kernel.org; Leyfoon Tan > <leyfoon.tan@starfivetech.com> > Subject: Re: [RFC 00/16] Basic clock and reset support for StarFive JH8100 RISC-V SoC > > On 26/12/2023 06:38, Sia Jee Heng wrote: > > > > Patch 16 adds clocks and reset nodes to the JH8100 device tree. > > > > Changes since [2]: > > Then this is v2, please version your patches correctly, so tools and > people will understand it. Noted. Will get it fixed in the next version. > > Best regards, > Krzysztof