get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/954032/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 954032,
    "url": "http://patchwork.ozlabs.org/api/patches/954032/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/1533574847-19294-45-git-send-email-aleksandar.markovic@rt-rk.com/",
    "project": {
        "id": 14,
        "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api",
        "name": "QEMU Development",
        "link_name": "qemu-devel",
        "list_id": "qemu-devel.nongnu.org",
        "list_email": "qemu-devel@nongnu.org",
        "web_url": "",
        "scm_url": "",
        "webscm_url": "",
        "list_archive_url": "",
        "list_archive_url_format": "",
        "commit_url_format": ""
    },
    "msgid": "<1533574847-19294-45-git-send-email-aleksandar.markovic@rt-rk.com>",
    "list_archive_url": null,
    "date": "2018-08-06T17:00:11",
    "name": "[v7,44/80] target/mips: Add emulation of DSP ASE for nanoMIPS - part 6",
    "commit_ref": null,
    "pull_url": null,
    "state": "new",
    "archived": false,
    "hash": "1b18f6ffb025d2726069092b5eec40855dd802a0",
    "submitter": {
        "id": 68635,
        "url": "http://patchwork.ozlabs.org/api/people/68635/?format=api",
        "name": "Aleksandar Markovic",
        "email": "aleksandar.markovic@rt-rk.com"
    },
    "delegate": null,
    "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/1533574847-19294-45-git-send-email-aleksandar.markovic@rt-rk.com/mbox/",
    "series": [
        {
            "id": 59520,
            "url": "http://patchwork.ozlabs.org/api/series/59520/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=59520",
            "date": "2018-08-06T16:59:27",
            "name": "Add nanoMIPS support to QEMU",
            "version": 7,
            "mbox": "http://patchwork.ozlabs.org/series/59520/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/954032/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/954032/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>",
        "X-Original-To": "incoming@patchwork.ozlabs.org",
        "Delivered-To": "patchwork-incoming@bilbo.ozlabs.org",
        "Authentication-Results": [
            "ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=nongnu.org\n\t(client-ip=2001:4830:134:3::11; helo=lists.gnu.org;\n\tenvelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n\treceiver=<UNKNOWN>)",
            "ozlabs.org;\n\tdmarc=none (p=none dis=none) header.from=rt-rk.com"
        ],
        "Received": [
            "from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11])\n\t(using TLSv1 with cipher AES256-SHA (256/256 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 41kl7563KLz9ryt\n\tfor <incoming@patchwork.ozlabs.org>;\n\tTue,  7 Aug 2018 03:31:13 +1000 (AEST)",
            "from localhost ([::1]:35325 helo=lists.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.71) (envelope-from\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>)\n\tid 1fmjLb-0003Iw-E1\n\tfor incoming@patchwork.ozlabs.org; Mon, 06 Aug 2018 13:31:11 -0400",
            "from eggs.gnu.org ([2001:4830:134:3::10]:35743)\n\tby lists.gnu.org with esmtp (Exim 4.71)\n\t(envelope-from <aleksandar.markovic@rt-rk.com>) id 1fmj9r-0000pN-HO\n\tfor qemu-devel@nongnu.org; Mon, 06 Aug 2018 13:19:04 -0400",
            "from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)\n\t(envelope-from <aleksandar.markovic@rt-rk.com>) id 1fmj9q-0002ze-GU\n\tfor qemu-devel@nongnu.org; Mon, 06 Aug 2018 13:19:03 -0400",
            "from mx2.rt-rk.com ([89.216.37.149]:59896 helo=mail.rt-rk.com)\n\tby eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)\n\t(Exim 4.71) (envelope-from <aleksandar.markovic@rt-rk.com>)\n\tid 1fmj9q-0002zG-8c\n\tfor qemu-devel@nongnu.org; Mon, 06 Aug 2018 13:19:02 -0400",
            "from localhost (localhost [127.0.0.1])\n\tby mail.rt-rk.com (Postfix) with ESMTP id 0E1451A20AF;\n\tMon,  6 Aug 2018 19:19:01 +0200 (CEST)",
            "from rtrkw774-lin.domain.local (rtrkw774-lin.domain.local\n\t[10.10.13.43])\n\tby mail.rt-rk.com (Postfix) with ESMTPSA id DFE311A2036;\n\tMon,  6 Aug 2018 19:19:00 +0200 (CEST)"
        ],
        "X-Virus-Scanned": "amavisd-new at rt-rk.com",
        "From": "Aleksandar Markovic <aleksandar.markovic@rt-rk.com>",
        "To": "qemu-devel@nongnu.org",
        "Date": "Mon,  6 Aug 2018 19:00:11 +0200",
        "Message-Id": "<1533574847-19294-45-git-send-email-aleksandar.markovic@rt-rk.com>",
        "X-Mailer": "git-send-email 2.7.4",
        "In-Reply-To": "<1533574847-19294-1-git-send-email-aleksandar.markovic@rt-rk.com>",
        "References": "<1533574847-19294-1-git-send-email-aleksandar.markovic@rt-rk.com>",
        "X-detected-operating-system": "by eggs.gnu.org: GNU/Linux 3.x [fuzzy]",
        "X-Received-From": "89.216.37.149",
        "Subject": "[Qemu-devel] [PATCH v7 44/80] target/mips: Add emulation of DSP ASE\n\tfor nanoMIPS - part 6",
        "X-BeenThere": "qemu-devel@nongnu.org",
        "X-Mailman-Version": "2.1.21",
        "Precedence": "list",
        "List-Id": "<qemu-devel.nongnu.org>",
        "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>",
        "List-Archive": "<http://lists.nongnu.org/archive/html/qemu-devel/>",
        "List-Post": "<mailto:qemu-devel@nongnu.org>",
        "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>",
        "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=subscribe>",
        "Cc": "peter.maydell@linaro.org, thuth@redhat.com, pburton@wavecomp.com,\n\tsmarkovic@wavecomp.com, riku.voipio@iki.fi,\n\trichard.henderson@linaro.org, laurent@vivier.eu,\n\tarmbru@redhat.com, arikalo@wavecomp.com,\n\tphilippe.mathieu.daude@gmail.com, amarkovic@wavecomp.com,\n\tpjovanovic@wavecomp.com, aurelien@aurel32.net",
        "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org",
        "Sender": "\"Qemu-devel\"\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>"
    },
    "content": "From: Stefan Markovic <smarkovic@wavecomp.com>\n\nAdd emulation of DSP ASE instructions for nanoMIPS - part 6.\n\nReviewed-by: Aleksandar Markovic <amarkovic@wavecomp.com>\nSigned-off-by: Aleksandar Markovic <amarkovic@wavecomp.com>\nSigned-off-by: Stefan Markovic <smarkovic@wavecomp.com>\n---\n target/mips/translate.c | 64 +++++++++++++++++++++++++++++++++++++++++++++++++\n 1 file changed, 64 insertions(+)",
    "diff": "diff --git a/target/mips/translate.c b/target/mips/translate.c\nindex 864e8ef..e1534cd 100644\n--- a/target/mips/translate.c\n+++ b/target/mips/translate.c\n@@ -17731,6 +17731,66 @@ static void gen_pool32axf_4_nanomips_insn(DisasContext *ctx, uint32_t opc,\n     tcg_temp_free(v0_t);\n }\n \n+static void gen_pool32axf_7_nanomips_insn(DisasContext *ctx, uint32_t opc,\n+                                          int ret, int v1, int v2)\n+{\n+    if (ret == 0) {\n+        /* Treat as NOP. */\n+        return;\n+    }\n+\n+    int16_t imm;\n+\n+    TCGv t0;\n+    TCGv v1_t;\n+\n+    t0 = tcg_temp_new();\n+    v1_t = tcg_temp_new();\n+\n+    gen_load_gpr(v1_t, v1);\n+\n+    switch (opc) {\n+    case NM_SHRA_R_QB:\n+        tcg_gen_movi_tl(t0, v2 >> 2);\n+        switch (extract32(ctx->opcode, 12, 1)) {\n+        case 0:\n+            /* NM_SHRA_QB */\n+            check_dspr2(ctx);\n+            gen_helper_shra_qb(cpu_gpr[ret], t0, v1_t);\n+            break;\n+        case 1:\n+            /* NM_SHRA_R_QB */\n+            check_dspr2(ctx);\n+            gen_helper_shra_r_qb(cpu_gpr[ret], t0, v1_t);\n+            break;\n+        }\n+        break;\n+    case NM_SHRL_PH:\n+        check_dspr2(ctx);\n+        tcg_gen_movi_tl(t0, v2 >> 1);\n+        gen_helper_shrl_ph(cpu_gpr[ret], t0, v1_t);\n+        break;\n+    case NM_REPL_QB:\n+        {\n+            check_dsp(ctx);\n+            target_long result;\n+            imm = extract32(ctx->opcode, 13, 8);\n+            result = (uint32_t)imm << 24 |\n+                     (uint32_t)imm << 16 |\n+                    (uint32_t)imm << 8  |\n+                     (uint32_t)imm;\n+            result = (int32_t)result;\n+            tcg_gen_movi_tl(cpu_gpr[ret], result);\n+        }\n+        break;\n+    default:\n+        generate_exception_end(ctx, EXCP_RI);\n+        break;\n+    }\n+    tcg_temp_free(t0);\n+    tcg_temp_free(v1_t);\n+}\n+\n \n static void gen_pool32axf_nanomips_insn(CPUMIPSState *env, DisasContext *ctx)\n {\n@@ -17826,6 +17886,10 @@ static void gen_pool32axf_nanomips_insn(CPUMIPSState *env, DisasContext *ctx)\n         }\n         break;\n     case NM_POOL32AXF_7:\n+        {\n+            int32_t op1 = extract32(ctx->opcode, 9, 3);\n+            gen_pool32axf_7_nanomips_insn(ctx, op1, rt, rs, rd);\n+        }\n         break;\n     default:\n         generate_exception_end(ctx, EXCP_RI);\n",
    "prefixes": [
        "v7",
        "44/80"
    ]
}