Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/812285/?format=api
{ "id": 812285, "url": "http://patchwork.ozlabs.org/api/patches/812285/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-mtd/patch/1505122921-5534-6-git-send-email-bmeng.cn@gmail.com/", "project": { "id": 3, "url": "http://patchwork.ozlabs.org/api/projects/3/?format=api", "name": "Linux MTD development", "link_name": "linux-mtd", "list_id": "linux-mtd.lists.infradead.org", "list_email": "linux-mtd@lists.infradead.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<1505122921-5534-6-git-send-email-bmeng.cn@gmail.com>", "list_archive_url": null, "date": "2017-09-11T09:41:55", "name": "[v2,05/10] spi-nor: intel-spi: Use SW sequencer for BYT/LPT", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": false, "hash": "202f0a2a45a7005affc8ca590f1c61f7495770f7", "submitter": { "id": 64981, "url": "http://patchwork.ozlabs.org/api/people/64981/?format=api", "name": "Bin Meng", "email": "bmeng.cn@gmail.com" }, "delegate": { "id": 63396, "url": "http://patchwork.ozlabs.org/api/users/63396/?format=api", "username": "cpitchen", "first_name": "Cyrille", "last_name": "Pitchen", "email": "cyrille.pitchen@atmel.com" }, "mbox": "http://patchwork.ozlabs.org/project/linux-mtd/patch/1505122921-5534-6-git-send-email-bmeng.cn@gmail.com/mbox/", "series": [ { "id": 2464, "url": "http://patchwork.ozlabs.org/api/series/2464/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-mtd/list/?series=2464", "date": "2017-09-11T09:41:50", "name": "spi-nor: intel-spi: Various fixes and enhancements", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/2464/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/812285/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/812285/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<linux-mtd-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@bilbo.ozlabs.org", "Authentication-Results": [ "ozlabs.org; spf=none (mailfrom)\n\tsmtp.mailfrom=lists.infradead.org (client-ip=65.50.211.133;\n\thelo=bombadil.infradead.org;\n\tenvelope-from=linux-mtd-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org;\n\treceiver=<UNKNOWN>)", "ozlabs.org; dkim=pass (2048-bit key;\n\tunprotected) header.d=lists.infradead.org\n\theader.i=@lists.infradead.org header.b=\"SetDhNQE\"; \n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"bpabCE72\"; dkim-atps=neutral" ], "Received": [ "from bombadil.infradead.org (bombadil.infradead.org\n\t[65.50.211.133])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256\n\tbits)) (No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3xrNFc3Smhz9s81\n\tfor <incoming@patchwork.ozlabs.org>;\n\tMon, 11 Sep 2017 19:40:20 +1000 (AEST)", "from localhost ([127.0.0.1] helo=bombadil.infradead.org)\n\tby bombadil.infradead.org with esmtp (Exim 4.87 #1 (Red Hat Linux))\n\tid 1drLCO-0008Is-EU; Mon, 11 Sep 2017 09:40:12 +0000", "from mail-io0-x243.google.com ([2607:f8b0:4001:c06::243])\n\tby bombadil.infradead.org with esmtps (Exim 4.87 #1 (Red Hat Linux))\n\tid 1drLAN-0006AX-Ic\n\tfor linux-mtd@lists.infradead.org; Mon, 11 Sep 2017 09:38:10 +0000", "by mail-io0-x243.google.com with SMTP id 93so3203455iol.4\n\tfor <linux-mtd@lists.infradead.org>;\n\tMon, 11 Sep 2017 02:37:49 -0700 (PDT)", "from ala-d2121-lx1.wrs.com (unknown-156-139.windriver.com.\n\t[147.11.156.139]) by smtp.gmail.com with ESMTPSA id\n\ts2sm4121069ioa.2.2017.09.11.02.37.46\n\t(version=TLS1_1 cipher=ECDHE-RSA-AES128-SHA bits=128/128);\n\tMon, 11 Sep 2017 02:37:47 -0700 (PDT)" ], "DKIM-Signature": [ "v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;\n\td=lists.infradead.org; s=bombadil.20170209; h=Sender:\n\tContent-Transfer-Encoding:Content-Type:MIME-Version:Cc:List-Subscribe:\n\tList-Help:List-Post:List-Archive:List-Unsubscribe:List-Id:References:\n\tIn-Reply-To:Message-Id:Date:Subject:To:From:Reply-To:Content-ID:\n\tContent-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc\n\t:Resent-Message-ID:List-Owner;\n\tbh=HFqQPrrFVOOu+jZggmb4q2oeEz4jBsVvYRzYno9XR+I=;\n\tb=SetDhNQExO8Ygij50hkfzS+6IL\n\tlTvRy3CDAsbd8RT++T9IKJdf8Q3LUrIK2eiVfMADaY4GJwbzOko8nRE/IeQJMDlPomDU1T1msVWIX\n\txUTkIb3nE4oHNVdBgIANmgba0Nj7J4gdOjKOAe5rf+Zz5Dz32Zoys7N498nlob20vYPCA9BTSM9Gf\n\tn+ALznN96fpZBOrSxUmUnbb4goSDqfBsMUvYXd30sfEpr+6wDk2jXZnYYq2OuyvHksZUcE5AyoQUR\n\tMk+7hnd77ka2dw6kgF8ruCD/mdAFdV12RqeCfBCR1QhWnQMmgGPL8k3WwKCJAvZyXSTkkCG7IlXuN\n\tzMQUXwqw==;", "v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;\n\th=from:to:cc:subject:date:message-id:in-reply-to:references;\n\tbh=pVs78xWWxckKcMBQ7fpcCNdONwWJO9PfCOixBd2+ykw=;\n\tb=bpabCE72uTkvocbFz9k6Q5kQ5F0hdNN9sFG+9zejwuYfobkKuASQJzx7VcfCo4EEN/\n\tVAHivjB450r54SColz2thXQXVfrGy03cQNTWzPXP/72IXjsEuIJhRWfRyA4dlzQb83zA\n\tT6s+/7xyBE+W/oPRYEnoUi1YtB6c0LMQ+0KI22P4Dc6aGjPYNF0GD8lT3r/QJl0kdBWe\n\tTFqWf3Mf7tRjrhK2Mvh8a8fIdVVVAMexn2OZDOWqtFZ389/XnTy9YTULNGGYEbbsVU5N\n\twaA6876XM5mF3QHzVM9XWvRsqM+N2RobE+gZt/Rw5U+DM2+jRqUQIbOFqHQkCldsKSJJ\n\tUCBQ==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to\n\t:references;\n\tbh=pVs78xWWxckKcMBQ7fpcCNdONwWJO9PfCOixBd2+ykw=;\n\tb=UN+/ccECqFmua1p3kiPLYsSagIBVxzowMLjQIumxb/m0mNZZ6ttr31tgOphgbXFRdq\n\t+6kiSsRrkTOVW7bYC94Py659XzCSnhuWXcXK9fVvotnhYthmdcHzTok7gYaqc7knifwg\n\tu5ZIm6PoFA23wWVhTIzmvTqEJNvliWngZerUrWCkBZPPoDuNotDgVx6QGoJkAc+ZPHCR\n\tG5yZ2mqL5aJbRnMZNiHI2qKrHEpDmWrh4eCdftm1wnEYqZAt4itU4DpsWMszUpCEGZDP\n\tpMA+78exu8RPouMdCk5iLRsXcTdyZl5e46AH/t0GoxVLCbyzo0VwDwxK348MK5pYZFk6\n\tQM8Q==", "X-Gm-Message-State": "AHPjjUjWR49MmijF4qphFxLS5hVC5uTd41x1Zb+nGwqDo8snNN4yaknM\n\tOuwW4+zUV5r/zA==", "X-Google-Smtp-Source": "AOwi7QAOsQDORoHIZHSU+RMYgLEiZ5omRpg1lSsouXwYJXvd8QJvg874Kk1iUyXoK5FqppqOeeDsEg==", "X-Received": "by 10.107.30.137 with SMTP id\n\te131mr15413023ioe.295.1505122668614; \n\tMon, 11 Sep 2017 02:37:48 -0700 (PDT)", "From": "Bin Meng <bmeng.cn@gmail.com>", "To": "Mika Westerberg <mika.westerberg@linux.intel.com>,\n\tCyrille Pitchen <cyrille.pitchen@wedev4u.fr>,\n\tMarek Vasut <marek.vasut@gmail.com>,\n\tBoris Brezillon <boris.brezillon@free-electrons.com>,\n\tBrian Norris <computersforpeace@gmail.com>,\n\tRichard Weinberger <richard@nod.at>,\n\tDavid Woodhouse <dwmw2@infradead.org>, \n\tlinux-mtd <linux-mtd@lists.infradead.org>,\n\tlinux-kernel <linux-kernel@vger.kernel.org>", "Subject": "[PATCH v2 05/10] spi-nor: intel-spi: Use SW sequencer for BYT/LPT", "Date": "Mon, 11 Sep 2017 02:41:55 -0700", "Message-Id": "<1505122921-5534-6-git-send-email-bmeng.cn@gmail.com>", "X-Mailer": "git-send-email 1.7.9.5", "In-Reply-To": "<1505122921-5534-1-git-send-email-bmeng.cn@gmail.com>", "References": "<1505122921-5534-1-git-send-email-bmeng.cn@gmail.com>", "X-CRM114-Version": "20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 ", "X-CRM114-CacheID": "sfid-20170911_023807_783743_07940329 ", "X-CRM114-Status": "GOOD ( 13.88 )", "X-Spam-Score": "-2.7 (--)", "X-Spam-Report": "SpamAssassin version 3.4.1 on bombadil.infradead.org summary:\n\tContent analysis details: (-2.7 points)\n\tpts rule name description\n\t---- ----------------------\n\t--------------------------------------------------\n\t-0.7 RCVD_IN_DNSWL_LOW RBL: Sender listed at http://www.dnswl.org/,\n\tlow\n\ttrust [2607:f8b0:4001:c06:0:0:0:243 listed in] [list.dnswl.org]\n\t-0.0 SPF_PASS SPF: sender matches SPF record\n\t0.0 FREEMAIL_FROM Sender email is commonly abused enduser mail\n\tprovider (bmeng.cn[at]gmail.com)\n\t-1.9 BAYES_00 BODY: Bayes spam probability is 0 to 1%\n\t[score: 0.0000]\n\t-0.1 DKIM_VALID Message has at least one valid DKIM or DK signature\n\t0.1 DKIM_SIGNED Message has a DKIM or DK signature,\n\tnot necessarily valid\n\t-0.1 DKIM_VALID_AU Message has a valid DKIM or DK signature from\n\tauthor's domain", "X-BeenThere": "linux-mtd@lists.infradead.org", "X-Mailman-Version": "2.1.21", "Precedence": "list", "List-Id": "Linux MTD discussion mailing list <linux-mtd.lists.infradead.org>", "List-Unsubscribe": "<http://lists.infradead.org/mailman/options/linux-mtd>,\n\t<mailto:linux-mtd-request@lists.infradead.org?subject=unsubscribe>", "List-Archive": "<http://lists.infradead.org/pipermail/linux-mtd/>", "List-Post": "<mailto:linux-mtd@lists.infradead.org>", "List-Help": "<mailto:linux-mtd-request@lists.infradead.org?subject=help>", "List-Subscribe": "<http://lists.infradead.org/mailman/listinfo/linux-mtd>,\n\t<mailto:linux-mtd-request@lists.infradead.org?subject=subscribe>", "Cc": "Stefan Roese <sr@denx.de>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"us-ascii\"", "Content-Transfer-Encoding": "7bit", "Sender": "\"linux-mtd\" <linux-mtd-bounces@lists.infradead.org>", "Errors-To": "linux-mtd-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org" }, "content": "Baytrail/Lynx Point SPI controller's HW sequencer only supports basic\noperations. This is determined by the chipset design, however current\ncodes try to use register values in OPMENU0/OPMENU1 to see whether SW\nsequencer should be used, which is wrong. In fact OPMENU0/OPMENU1 can\nremain unprogrammed by some bootloaders.\n\nSigned-off-by: Bin Meng <bmeng.cn@gmail.com>\nAcked-by: Mika Westerberg <mika.westerberg@linux.intel.com>\n---\n\nChanges in v2: None\n\n drivers/mtd/spi-nor/intel-spi.c | 30 +++++++++++++++---------------\n 1 file changed, 15 insertions(+), 15 deletions(-)", "diff": "diff --git a/drivers/mtd/spi-nor/intel-spi.c b/drivers/mtd/spi-nor/intel-spi.c\nindex c4a9de6..d0237fe 100644\n--- a/drivers/mtd/spi-nor/intel-spi.c\n+++ b/drivers/mtd/spi-nor/intel-spi.c\n@@ -290,6 +290,7 @@ static int intel_spi_init(struct intel_spi *ispi)\n \t\tispi->pregs = ispi->base + BYT_PR;\n \t\tispi->nregions = BYT_FREG_NUM;\n \t\tispi->pr_num = BYT_PR_NUM;\n+\t\tispi->swseq = true;\n \n \t\tif (writeable) {\n \t\t\t/* Disable write protection */\n@@ -310,6 +311,7 @@ static int intel_spi_init(struct intel_spi *ispi)\n \t\tispi->pregs = ispi->base + LPT_PR;\n \t\tispi->nregions = LPT_FREG_NUM;\n \t\tispi->pr_num = LPT_PR_NUM;\n+\t\tispi->swseq = true;\n \t\tbreak;\n \n \tcase INTEL_SPI_BXT:\n@@ -324,12 +326,24 @@ static int intel_spi_init(struct intel_spi *ispi)\n \t\treturn -EINVAL;\n \t}\n \n-\t/* Disable #SMI generation */\n+\t/* Disable #SMI generation from HW sequencer */\n \tval = readl(ispi->base + HSFSTS_CTL);\n \tval &= ~HSFSTS_CTL_FSMIE;\n \twritel(val, ispi->base + HSFSTS_CTL);\n \n \t/*\n+\t * Some controllers can only do basic operations using hardware\n+\t * sequencer. All other operations are supposed to be carried out\n+\t * using software sequencer.\n+\t */\n+\tif (ispi->swseq) {\n+\t\t/* Disable #SMI generation from SW sequencer */\n+\t\tval = readl(ispi->sregs + SSFSTS_CTL);\n+\t\tval &= ~SSFSTS_CTL_FSMIE;\n+\t\twritel(val, ispi->sregs + SSFSTS_CTL);\n+\t}\n+\n+\t/*\n \t * BIOS programs allowed opcodes and then locks down the register.\n \t * So read back what opcodes it decided to support. That's the set\n \t * we are going to support as well.\n@@ -337,13 +351,6 @@ static int intel_spi_init(struct intel_spi *ispi)\n \topmenu0 = readl(ispi->sregs + OPMENU0);\n \topmenu1 = readl(ispi->sregs + OPMENU1);\n \n-\t/*\n-\t * Some controllers can only do basic operations using hardware\n-\t * sequencer. All other operations are supposed to be carried out\n-\t * using software sequencer. If we find that BIOS has programmed\n-\t * opcodes for the software sequencer we use that over the hardware\n-\t * sequencer.\n-\t */\n \tif (opmenu0 && opmenu1) {\n \t\tfor (i = 0; i < ARRAY_SIZE(ispi->opcodes) / 2; i++) {\n \t\t\tispi->opcodes[i] = opmenu0 >> i * 8;\n@@ -353,13 +360,6 @@ static int intel_spi_init(struct intel_spi *ispi)\n \t\tval = readl(ispi->sregs + PREOP_OPTYPE);\n \t\tispi->preopcodes[0] = val;\n \t\tispi->preopcodes[1] = val >> 8;\n-\n-\t\t/* Disable #SMI generation from SW sequencer */\n-\t\tval = readl(ispi->sregs + SSFSTS_CTL);\n-\t\tval &= ~SSFSTS_CTL_FSMIE;\n-\t\twritel(val, ispi->sregs + SSFSTS_CTL);\n-\n-\t\tispi->swseq = true;\n \t}\n \n \tintel_spi_dump_regs(ispi);\n", "prefixes": [ "v2", "05/10" ] }