Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/811537/?format=api
{ "id": 811537, "url": "http://patchwork.ozlabs.org/api/patches/811537/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20170908103558.31632-40-david@gibson.dropbear.id.au/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20170908103558.31632-40-david@gibson.dropbear.id.au>", "list_archive_url": null, "date": "2017-09-08T10:35:57", "name": "[PULL,39/40] ppc: remove non implemented cpu models", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "f7b92696aa6b9ad5b7f3e4d15cd3204603b8788a", "submitter": { "id": 47, "url": "http://patchwork.ozlabs.org/api/people/47/?format=api", "name": "David Gibson", "email": "david@gibson.dropbear.id.au" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20170908103558.31632-40-david@gibson.dropbear.id.au/mbox/", "series": [ { "id": 2179, "url": "http://patchwork.ozlabs.org/api/series/2179/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=2179", "date": "2017-09-08T10:35:20", "name": "[PULL,01/40] hw/ppc/spapr_drc.c: change spapr_drc_needed to use drc->dev", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/2179/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/811537/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/811537/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@bilbo.ozlabs.org", "Authentication-Results": [ "ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=nongnu.org\n\t(client-ip=2001:4830:134:3::11; helo=lists.gnu.org;\n\tenvelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n\treceiver=<UNKNOWN>)", "ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n\tunprotected) header.d=gibson.dropbear.id.au\n\theader.i=@gibson.dropbear.id.au header.b=\"NL+qTpMf\"; \n\tdkim-atps=neutral" ], "Received": [ "from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11])\n\t(using TLSv1 with cipher AES256-SHA (256/256 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3xpZPS2W91z9s8J\n\tfor <incoming@patchwork.ozlabs.org>;\n\tFri, 8 Sep 2017 21:10:52 +1000 (AEST)", "from localhost ([::1]:44647 helo=lists.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.71) (envelope-from\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>)\n\tid 1dqHBS-00076o-8k\n\tfor incoming@patchwork.ozlabs.org; Fri, 08 Sep 2017 07:10:50 -0400", "from eggs.gnu.org ([2001:4830:134:3::10]:58994)\n\tby lists.gnu.org with esmtp (Exim 4.71)\n\t(envelope-from <dgibson@ozlabs.org>) id 1dqGeI-0002LL-T6\n\tfor qemu-devel@nongnu.org; Fri, 08 Sep 2017 06:36:47 -0400", "from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)\n\t(envelope-from <dgibson@ozlabs.org>) id 1dqGe8-0003Oq-8V\n\tfor qemu-devel@nongnu.org; Fri, 08 Sep 2017 06:36:34 -0400", "from ozlabs.org ([103.22.144.67]:53331)\n\tby eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)\n\t(Exim 4.71) (envelope-from <dgibson@ozlabs.org>)\n\tid 1dqGe7-0003LG-C8; Fri, 08 Sep 2017 06:36:24 -0400", "by ozlabs.org (Postfix, from userid 1007)\n\tid 3xpYdQ28M4z9tXC; Fri, 8 Sep 2017 20:36:09 +1000 (AEST)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n\td=gibson.dropbear.id.au; s=201602; t=1504866970;\n\tbh=qgxiZ4pOwx3jBxPcvyw8dnHltEMghE6QvhNV+amD0ow=;\n\th=From:To:Cc:Subject:Date:In-Reply-To:References:From;\n\tb=NL+qTpMfMfsqCjoAi3jA8CtS/2EhkFEPN5YXbk68uAlAgPvGFVzUAgSr9DB4+eMxT\n\teEFfbhl8WgBa32Gtha1EVNMI8f4cI26NJ52tnySQBq/iY9ZBFAd2FtH++W9eDZrGfb\n\tbVE8nabQ7I2/EL42URt4afFOAU2KDqplX61s5l/c=", "From": "David Gibson <david@gibson.dropbear.id.au>", "To": "peter.maydell@linaro.org", "Date": "Fri, 8 Sep 2017 20:35:57 +1000", "Message-Id": "<20170908103558.31632-40-david@gibson.dropbear.id.au>", "X-Mailer": "git-send-email 2.13.5", "In-Reply-To": "<20170908103558.31632-1-david@gibson.dropbear.id.au>", "References": "<20170908103558.31632-1-david@gibson.dropbear.id.au>", "X-detected-operating-system": "by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]\n\t[fuzzy]", "X-Received-From": "103.22.144.67", "Subject": "[Qemu-devel] [PULL 39/40] ppc: remove non implemented cpu models", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.21", "Precedence": "list", "List-Id": "<qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<http://lists.nongnu.org/archive/html/qemu-devel/>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Cc": "qemu-devel@nongnu.org, aik@ozlabs.ru, agraf@suse.de,\n\tmdroth@linux.vnet.ibm.com, qemu-ppc@nongnu.org,\n\timammedo@redhat.com, sam.bobroff@au1.ibm.com,\n\tDavid Gibson <david@gibson.dropbear.id.au>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "\"Qemu-devel\"\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>" }, "content": "From: Igor Mammedov <imammedo@redhat.com>\n\nRemove cpu models that aren't implemented and are not\ncompiled/tested since they are under TODO ifdef\nwhich isn't defined in sources.\n\nIf someone really needs a removed model he/she should add\nas regular one with corresponding implementation.\n\nSigned-off-by: Igor Mammedov <imammedo@redhat.com>\nSigned-off-by: David Gibson <david@gibson.dropbear.id.au>\n---\n target/ppc/cpu-models.c | 455 ------------------------------------------------\n 1 file changed, 455 deletions(-)", "diff": "diff --git a/target/ppc/cpu-models.c b/target/ppc/cpu-models.c\nindex 64629fc39f..9626d6b7c4 100644\n--- a/target/ppc/cpu-models.c\n+++ b/target/ppc/cpu-models.c\n@@ -19,11 +19,6 @@\n * License along with this library; if not, see <http://www.gnu.org/licenses/>.\n */\n \n-/* A lot of PowerPC definition have been included here.\n- * Most of them are not usable for now but have been kept\n- * inside \"#if defined(TODO) ... #endif\" statements to make tests easier.\n- */\n-\n #include \"qemu/osdep.h\"\n #include \"cpu.h\"\n #include \"cpu-models.h\"\n@@ -79,10 +74,6 @@\n \"PowerPC 401A1\")\n POWERPC_DEF(\"401b2\", CPU_POWERPC_401B2, 401x2,\n \"PowerPC 401B2\")\n-#if defined(TODO)\n- POWERPC_DEF(\"401b3\", CPU_POWERPC_401B3, 401x3,\n- \"PowerPC 401B3\")\n-#endif\n POWERPC_DEF(\"401c2\", CPU_POWERPC_401C2, 401x2,\n \"PowerPC 401C2\")\n POWERPC_DEF(\"401d2\", CPU_POWERPC_401D2, 401x2,\n@@ -95,18 +86,10 @@\n POWERPC_DEF(\"401g2\", CPU_POWERPC_401G2, 401x2,\n \"PowerPC 401G2\")\n /* PowerPC 401 microcontrollers */\n-#if defined(TODO)\n- POWERPC_DEF(\"401gf\", CPU_POWERPC_401GF, 401,\n- \"PowerPC 401GF\")\n-#endif\n POWERPC_DEF(\"iop480\", CPU_POWERPC_IOP480, IOP480,\n \"IOP480 (401 microcontroller)\")\n POWERPC_DEF(\"cobra\", CPU_POWERPC_COBRA, 401,\n \"IBM Processor for Network Resources\")\n-#if defined(TODO)\n- POWERPC_DEF(\"xipchip\", CPU_POWERPC_XIPCHIP, 401,\n- NULL)\n-#endif\n /* PowerPC 403 family */\n /* PowerPC 403 microcontrollers */\n POWERPC_DEF(\"403ga\", CPU_POWERPC_403GA, 403,\n@@ -117,64 +100,12 @@\n \"PowerPC 403 GC\")\n POWERPC_DEF(\"403gcx\", CPU_POWERPC_403GCX, 403GCX,\n \"PowerPC 403 GCX\")\n-#if defined(TODO)\n- POWERPC_DEF(\"403gp\", CPU_POWERPC_403GP, 403,\n- \"PowerPC 403 GP\")\n-#endif\n /* PowerPC 405 family */\n /* PowerPC 405 cores */\n-#if defined(TODO)\n- POWERPC_DEF(\"405a3\", CPU_POWERPC_405A3, 405,\n- \"PowerPC 405 A3\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"405a4\", CPU_POWERPC_405A4, 405,\n- \"PowerPC 405 A4\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"405b3\", CPU_POWERPC_405B3, 405,\n- \"PowerPC 405 B3\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"405b4\", CPU_POWERPC_405B4, 405,\n- \"PowerPC 405 B4\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"405c3\", CPU_POWERPC_405C3, 405,\n- \"PowerPC 405 C3\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"405c4\", CPU_POWERPC_405C4, 405,\n- \"PowerPC 405 C4\")\n-#endif\n POWERPC_DEF(\"405d2\", CPU_POWERPC_405D2, 405,\n \"PowerPC 405 D2\")\n-#if defined(TODO)\n- POWERPC_DEF(\"405d3\", CPU_POWERPC_405D3, 405,\n- \"PowerPC 405 D3\")\n-#endif\n POWERPC_DEF(\"405d4\", CPU_POWERPC_405D4, 405,\n \"PowerPC 405 D4\")\n-#if defined(TODO)\n- POWERPC_DEF(\"405d5\", CPU_POWERPC_405D5, 405,\n- \"PowerPC 405 D5\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"405e4\", CPU_POWERPC_405E4, 405,\n- \"PowerPC 405 E4\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"405f4\", CPU_POWERPC_405F4, 405,\n- \"PowerPC 405 F4\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"405f5\", CPU_POWERPC_405F5, 405,\n- \"PowerPC 405 F5\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"405f6\", CPU_POWERPC_405F6, 405,\n- \"PowerPC 405 F6\")\n-#endif\n /* PowerPC 405 microcontrollers */\n POWERPC_DEF(\"405cra\", CPU_POWERPC_405CRa, 405,\n \"PowerPC 405 CRa\")\n@@ -184,16 +115,8 @@\n \"PowerPC 405 CRc\")\n POWERPC_DEF(\"405ep\", CPU_POWERPC_405EP, 405,\n \"PowerPC 405 EP\")\n-#if defined(TODO)\n- POWERPC_DEF(\"405exr\", CPU_POWERPC_405EXr, 405,\n- \"PowerPC 405 EXr\")\n-#endif\n POWERPC_DEF(\"405ez\", CPU_POWERPC_405EZ, 405,\n \"PowerPC 405 EZ\")\n-#if defined(TODO)\n- POWERPC_DEF(\"405fx\", CPU_POWERPC_405FX, 405,\n- \"PowerPC 405 FX\")\n-#endif\n POWERPC_DEF(\"405gpa\", CPU_POWERPC_405GPa, 405,\n \"PowerPC 405 GPa\")\n POWERPC_DEF(\"405gpb\", CPU_POWERPC_405GPb, 405,\n@@ -204,28 +127,8 @@\n \"PowerPC 405 GPd\")\n POWERPC_DEF(\"405gpr\", CPU_POWERPC_405GPR, 405,\n \"PowerPC 405 GPR\")\n-#if defined(TODO)\n- POWERPC_DEF(\"405h\", CPU_POWERPC_405H, 405,\n- \"PowerPC 405 H\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"405l\", CPU_POWERPC_405L, 405,\n- \"PowerPC 405 L\")\n-#endif\n POWERPC_DEF(\"405lp\", CPU_POWERPC_405LP, 405,\n \"PowerPC 405 LP\")\n-#if defined(TODO)\n- POWERPC_DEF(\"405pm\", CPU_POWERPC_405PM, 405,\n- \"PowerPC 405 PM\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"405ps\", CPU_POWERPC_405PS, 405,\n- \"PowerPC 405 PS\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"405s\", CPU_POWERPC_405S, 405,\n- \"PowerPC 405 S\")\n-#endif\n POWERPC_DEF(\"npe405h\", CPU_POWERPC_NPE405H, 405,\n \"Npe405 H\")\n POWERPC_DEF(\"npe405h2\", CPU_POWERPC_NPE405H2, 405,\n@@ -234,113 +137,29 @@\n \"Npe405 L\")\n POWERPC_DEF(\"npe4gs3\", CPU_POWERPC_NPE4GS3, 405,\n \"Npe4GS3\")\n-#if defined(TODO)\n- POWERPC_DEF(\"npcxx1\", CPU_POWERPC_NPCxx1, 405,\n- NULL)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"npr161\", CPU_POWERPC_NPR161, 405,\n- NULL)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"lc77700\", CPU_POWERPC_LC77700, 405,\n- \"PowerPC LC77700 (Sanyo)\")\n-#endif\n /* PowerPC 401/403/405 based set-top-box microcontrollers */\n-#if defined(TODO)\n- POWERPC_DEF(\"stb01000\", CPU_POWERPC_STB01000, 401x2,\n- \"STB010000\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"stb01010\", CPU_POWERPC_STB01010, 401x2,\n- \"STB01010\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"stb0210\", CPU_POWERPC_STB0210, 401x3,\n- \"STB0210\")\n-#endif\n POWERPC_DEF(\"stb03\", CPU_POWERPC_STB03, 405,\n \"STB03xx\")\n-#if defined(TODO)\n- POWERPC_DEF(\"stb043\", CPU_POWERPC_STB043, 405,\n- \"STB043x\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"stb045\", CPU_POWERPC_STB045, 405,\n- \"STB045x\")\n-#endif\n POWERPC_DEF(\"stb04\", CPU_POWERPC_STB04, 405,\n \"STB04xx\")\n POWERPC_DEF(\"stb25\", CPU_POWERPC_STB25, 405,\n \"STB25xx\")\n-#if defined(TODO)\n- POWERPC_DEF(\"stb130\", CPU_POWERPC_STB130, 405,\n- \"STB130\")\n-#endif\n /* Xilinx PowerPC 405 cores */\n POWERPC_DEF(\"x2vp4\", CPU_POWERPC_X2VP4, 405,\n NULL)\n POWERPC_DEF(\"x2vp20\", CPU_POWERPC_X2VP20, 405,\n NULL)\n-#if defined(TODO)\n- POWERPC_DEF(\"zl10310\", CPU_POWERPC_ZL10310, 405,\n- \"Zarlink ZL10310\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"zl10311\", CPU_POWERPC_ZL10311, 405,\n- \"Zarlink ZL10311\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"zl10320\", CPU_POWERPC_ZL10320, 405,\n- \"Zarlink ZL10320\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"zl10321\", CPU_POWERPC_ZL10321, 405,\n- \"Zarlink ZL10321\")\n-#endif\n /* PowerPC 440 family */\n #if defined(TODO_USER_ONLY)\n POWERPC_DEF(\"440\", CPU_POWERPC_440, 440GP,\n \"Generic PowerPC 440\")\n #endif\n /* PowerPC 440 cores */\n-#if defined(TODO)\n- POWERPC_DEF(\"440a4\", CPU_POWERPC_440A4, 440x4,\n- \"PowerPC 440 A4\")\n-#endif\n POWERPC_DEF(\"440-xilinx\", CPU_POWERPC_440_XILINX, 440x5,\n \"PowerPC 440 Xilinx 5\")\n \n POWERPC_DEF(\"440-xilinx-w-dfpu\", CPU_POWERPC_440_XILINX, 440x5wDFPU,\n \"PowerPC 440 Xilinx 5 With a Double Prec. FPU\")\n-#if defined(TODO)\n- POWERPC_DEF(\"440a5\", CPU_POWERPC_440A5, 440x5,\n- \"PowerPC 440 A5\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"440b4\", CPU_POWERPC_440B4, 440x4,\n- \"PowerPC 440 B4\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"440g4\", CPU_POWERPC_440G4, 440x4,\n- \"PowerPC 440 G4\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"440f5\", CPU_POWERPC_440F5, 440x5,\n- \"PowerPC 440 F5\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"440g5\", CPU_POWERPC_440G5, 440x5,\n- \"PowerPC 440 G5\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"440h4\", CPU_POWERPC_440H4, 440x4,\n- \"PowerPC 440H4\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"440h6\", CPU_POWERPC_440H6, 440Gx5,\n- \"PowerPC 440H6\")\n-#endif\n /* PowerPC 440 microcontrollers */\n POWERPC_DEF(\"440epa\", CPU_POWERPC_440EPa, 440EP,\n \"PowerPC 440 EPa\")\n@@ -380,10 +199,6 @@\n POWERPC_DEF(\"440gxf\", CPU_POWERPC_440GXf, 440EP,\n \"PowerPC 440 GXf\")\n #endif\n-#if defined(TODO)\n- POWERPC_DEF(\"440s\", CPU_POWERPC_440S, 440,\n- \"PowerPC 440 S\")\n-#endif\n #if defined(TODO_USER_ONLY)\n POWERPC_DEF(\"440sp\", CPU_POWERPC_440SP, 440EP,\n \"PowerPC 440 SP\")\n@@ -396,20 +211,6 @@\n POWERPC_DEF(\"440spe\", CPU_POWERPC_440SPE, 440EP,\n \"PowerPC 440 SPE\")\n #endif\n- /* PowerPC 460 family */\n-#if defined(TODO)\n- POWERPC_DEF(\"464\", CPU_POWERPC_464, 460,\n- \"Generic PowerPC 464\")\n-#endif\n- /* PowerPC 464 microcontrollers */\n-#if defined(TODO)\n- POWERPC_DEF(\"464h90\", CPU_POWERPC_464H90, 460,\n- \"PowerPC 464H90\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"464h90f\", CPU_POWERPC_464H90F, 460F,\n- \"PowerPC 464H90F\")\n-#endif\n /* Freescale embedded PowerPC cores */\n /* MPC5xx family (aka RCPU) */\n #if defined(TODO_USER_ONLY)\n@@ -447,10 +248,6 @@\n POWERPC_DEF(\"g2legp3\", CPU_POWERPC_G2LEgp3, G2LE,\n \"PowerPC G2LE GP3 core\")\n /* PowerPC G2 microcontrollers */\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5121\", \"MPC5121\",\n- CPU_POWERPC_MPC5121, POWERPC_SVR_5121, G2LE)\n-#endif\n POWERPC_DEF_SVR(\"mpc5200_v10\", \"MPC5200 v1.0\",\n CPU_POWERPC_MPC5200_v10, POWERPC_SVR_5200_v10, G2LE)\n POWERPC_DEF_SVR(\"mpc5200_v11\", \"MPC5200 v1.1\",\n@@ -462,115 +259,10 @@\n POWERPC_DEF_SVR(\"mpc5200b_v21\", \"MPC5200B v2.1\",\n CPU_POWERPC_MPC5200B_v21, POWERPC_SVR_5200B_v21, G2LE)\n /* e200 family */\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc55xx\", \"Generic MPC55xx core\",\n- CPU_POWERPC_MPC55xx, POWERPC_SVR_55xx, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"e200z0\", CPU_POWERPC_e200z0, e200,\n- \"PowerPC e200z0 core\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"e200z1\", CPU_POWERPC_e200z1, e200,\n- \"PowerPC e200z1 core\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"e200z3\", CPU_POWERPC_e200z3, e200,\n- \"PowerPC e200z3 core\")\n-#endif\n POWERPC_DEF(\"e200z5\", CPU_POWERPC_e200z5, e200,\n \"PowerPC e200z5 core\")\n POWERPC_DEF(\"e200z6\", CPU_POWERPC_e200z6, e200,\n \"PowerPC e200z6 core\")\n- /* PowerPC e200 microcontrollers */\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5514e\", \"MPC5514E\",\n- CPU_POWERPC_MPC5514E, POWERPC_SVR_5514E, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5514e_v0\", \"MPC5514E v0\",\n- CPU_POWERPC_MPC5514E_v0, POWERPC_SVR_5514E_v0, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5514e_v1\", \"MPC5514E v1\",\n- CPU_POWERPC_MPC5514E_v1, POWERPC_SVR_5514E_v1, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5514g\", \"MPC5514G\",\n- CPU_POWERPC_MPC5514G, POWERPC_SVR_5514G, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5514g_v0\", \"MPC5514G v0\",\n- CPU_POWERPC_MPC5514G_v0, POWERPC_SVR_5514G_v0, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5514g_v1\", \"MPC5514G v1\",\n- CPU_POWERPC_MPC5514G_v1, POWERPC_SVR_5514G_v1, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5515s\", \"MPC5515S\",\n- CPU_POWERPC_MPC5515S, POWERPC_SVR_5515S, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5516e\", \"MPC5516E\",\n- CPU_POWERPC_MPC5516E, POWERPC_SVR_5516E, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5516e_v0\", \"MPC5516E v0\",\n- CPU_POWERPC_MPC5516E_v0, POWERPC_SVR_5516E_v0, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5516e_v1\", \"MPC5516E v1\",\n- CPU_POWERPC_MPC5516E_v1, POWERPC_SVR_5516E_v1, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5516g\", \"MPC5516G\",\n- CPU_POWERPC_MPC5516G, POWERPC_SVR_5516G, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5516g_v0\", \"MPC5516G v0\",\n- CPU_POWERPC_MPC5516G_v0, POWERPC_SVR_5516G_v0, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5516g_v1\", \"MPC5516G v1\",\n- CPU_POWERPC_MPC5516G_v1, POWERPC_SVR_5516G_v1, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5516s\", \"MPC5516S\",\n- CPU_POWERPC_MPC5516S, POWERPC_SVR_5516S, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5533\", \"MPC5533\",\n- CPU_POWERPC_MPC5533, POWERPC_SVR_5533, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5534\", \"MPC5534\",\n- CPU_POWERPC_MPC5534, POWERPC_SVR_5534, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5553\", \"MPC5553\",\n- CPU_POWERPC_MPC5553, POWERPC_SVR_5553, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5554\", \"MPC5554\",\n- CPU_POWERPC_MPC5554, POWERPC_SVR_5554, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5561\", \"MPC5561\",\n- CPU_POWERPC_MPC5561, POWERPC_SVR_5561, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5565\", \"MPC5565\",\n- CPU_POWERPC_MPC5565, POWERPC_SVR_5565, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5566\", \"MPC5566\",\n- CPU_POWERPC_MPC5566, POWERPC_SVR_5566, e200)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc5567\", \"MPC5567\",\n- CPU_POWERPC_MPC5567, POWERPC_SVR_5567, e200)\n-#endif\n /* e300 family */\n POWERPC_DEF(\"e300c1\", CPU_POWERPC_e300c1, e300,\n \"PowerPC e300c1 core\")\n@@ -581,46 +273,6 @@\n POWERPC_DEF(\"e300c4\", CPU_POWERPC_e300c4, e300,\n \"PowerPC e300c4 core\")\n /* PowerPC e300 microcontrollers */\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc8313\", \"MPC8313\",\n- CPU_POWERPC_MPC831x, POWERPC_SVR_8313, e300)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc8313e\", \"MPC8313E\",\n- CPU_POWERPC_MPC831x, POWERPC_SVR_8313E, e300)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc8314\", \"MPC8314\",\n- CPU_POWERPC_MPC831x, POWERPC_SVR_8314, e300)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc8314e\", \"MPC8314E\",\n- CPU_POWERPC_MPC831x, POWERPC_SVR_8314E, e300)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc8315\", \"MPC8315\",\n- CPU_POWERPC_MPC831x, POWERPC_SVR_8315, e300)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc8315e\", \"MPC8315E\",\n- CPU_POWERPC_MPC831x, POWERPC_SVR_8315E, e300)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc8321\", \"MPC8321\",\n- CPU_POWERPC_MPC832x, POWERPC_SVR_8321, e300)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc8321e\", \"MPC8321E\",\n- CPU_POWERPC_MPC832x, POWERPC_SVR_8321E, e300)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc8323\", \"MPC8323\",\n- CPU_POWERPC_MPC832x, POWERPC_SVR_8323, e300)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc8323e\", \"MPC8323E\",\n- CPU_POWERPC_MPC832x, POWERPC_SVR_8323E, e300)\n-#endif\n POWERPC_DEF_SVR(\"mpc8343\", \"MPC8343\",\n CPU_POWERPC_MPC834x, POWERPC_SVR_8343, e300)\n POWERPC_DEF_SVR(\"mpc8343a\", \"MPC8343A\",\n@@ -653,14 +305,6 @@\n CPU_POWERPC_MPC834x, POWERPC_SVR_8349E, e300)\n POWERPC_DEF_SVR(\"mpc8349ea\", \"MPC8349EA\",\n CPU_POWERPC_MPC834x, POWERPC_SVR_8349EA, e300)\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc8358e\", \"MPC8358E\",\n- CPU_POWERPC_MPC835x, POWERPC_SVR_8358E, e300)\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF_SVR(\"mpc8360e\", \"MPC8360E\",\n- CPU_POWERPC_MPC836x, POWERPC_SVR_8360E, e300)\n-#endif\n POWERPC_DEF_SVR(\"mpc8377\", \"MPC8377\",\n CPU_POWERPC_MPC837x, POWERPC_SVR_8377, e300)\n POWERPC_DEF_SVR(\"mpc8377e\", \"MPC8377E\",\n@@ -857,10 +501,6 @@\n \"PowerPC 604e v2.4\")\n POWERPC_DEF(\"604r\", CPU_POWERPC_604R, 604E,\n \"PowerPC 604r (aka PIDA)\")\n-#if defined(TODO)\n- POWERPC_DEF(\"604ev\", CPU_POWERPC_604EV, 604E,\n- \"PowerPC 604ev\")\n-#endif\n /* PowerPC 7xx family */\n POWERPC_DEF(\"740_v1.0\", CPU_POWERPC_7x0_v10, 740,\n \"PowerPC 740 v1.0 (G3)\")\n@@ -998,12 +638,6 @@\n \"PowerPC 745 v2.8\")\n POWERPC_DEF(\"755_v2.8\", CPU_POWERPC_7x5_v28, 755,\n \"PowerPC 755 v2.8\")\n-#if defined(TODO)\n- POWERPC_DEF(\"745p\", CPU_POWERPC_7x5P, 745,\n- \"PowerPC 745P (G3)\")\n- POWERPC_DEF(\"755p\", CPU_POWERPC_7x5P, 755,\n- \"PowerPC 755P (G3)\")\n-#endif\n /* PowerPC 74xx family */\n POWERPC_DEF(\"7400_v1.0\", CPU_POWERPC_7400_v10, 7400,\n \"PowerPC 7400 v1.0 (G4)\")\n@@ -1105,34 +739,8 @@\n \"PowerPC 7457A v1.2 (G4)\")\n /* 64 bits PowerPC */\n #if defined (TARGET_PPC64)\n-#if defined(TODO)\n- POWERPC_DEF(\"620\", CPU_POWERPC_620, 620,\n- \"PowerPC 620\")\n- POWERPC_DEF(\"630\", CPU_POWERPC_630, 630,\n- \"PowerPC 630 (POWER3)\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"631\", CPU_POWERPC_631, 631,\n- \"PowerPC 631 (Power 3+)\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"power4\", CPU_POWERPC_POWER4, POWER4,\n- \"POWER4\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"power4+\", CPU_POWERPC_POWER4P, POWER4P,\n- \"POWER4p\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"power5\", CPU_POWERPC_POWER5, POWER5,\n- \"POWER5\")\n-#endif\n POWERPC_DEF(\"power5+_v2.1\", CPU_POWERPC_POWER5P_v21, POWER5P,\n \"POWER5+ v2.1\")\n-#if defined(TODO)\n- POWERPC_DEF(\"power6\", CPU_POWERPC_POWER6, POWER6,\n- \"POWER6\")\n-#endif\n POWERPC_DEF(\"power7_v2.3\", CPU_POWERPC_POWER7_v23, POWER7,\n \"POWER7 v2.3\")\n POWERPC_DEF(\"power7+_v2.1\", CPU_POWERPC_POWER7P_v21, POWER7,\n@@ -1163,66 +771,7 @@\n \"PowerPC 970MP v1.0\")\n POWERPC_DEF(\"970mp_v1.1\", CPU_POWERPC_970MP_v11, 970,\n \"PowerPC 970MP v1.1\")\n-#if defined(TODO)\n- POWERPC_DEF(\"cell\", CPU_POWERPC_CELL, 970,\n- \"PowerPC Cell\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"cell_v1.0\", CPU_POWERPC_CELL_v10, 970,\n- \"PowerPC Cell v1.0\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"cell_v2.0\", CPU_POWERPC_CELL_v20, 970,\n- \"PowerPC Cell v2.0\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"cell_v3.0\", CPU_POWERPC_CELL_v30, 970,\n- \"PowerPC Cell v3.0\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"cell_v3.1\", CPU_POWERPC_CELL_v31, 970,\n- \"PowerPC Cell v3.1\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"cell_v3.2\", CPU_POWERPC_CELL_v32, 970,\n- \"PowerPC Cell v3.2\")\n-#endif\n-#if defined(TODO)\n- /* This one seems to support the whole POWER2 instruction set\n- * and the PowerPC 64 one.\n- */\n- /* What about A10 & A30 ? */\n- POWERPC_DEF(\"rs64\", CPU_POWERPC_RS64, RS64,\n- \"RS64 (Apache/A35)\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"rs64-ii\", CPU_POWERPC_RS64II, RS64,\n- \"RS64-II (NorthStar/A50)\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"rs64-iii\", CPU_POWERPC_RS64III, RS64,\n- \"RS64-III (Pulsar)\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"rs64-iv\", CPU_POWERPC_RS64IV, RS64,\n- \"RS64-IV (IceStar/IStar/SStar)\")\n-#endif\n #endif /* defined (TARGET_PPC64) */\n- /* POWER */\n-#if defined(TODO)\n- POWERPC_DEF(\"power\", CPU_POWERPC_POWER, POWER,\n- \"Original POWER\")\n-#endif\n-#if defined(TODO)\n- POWERPC_DEF(\"power2\", CPU_POWERPC_POWER2, POWER,\n- \"POWER2\")\n-#endif\n- /* PA semi cores */\n-#if defined(TODO)\n- POWERPC_DEF(\"pa6t\", CPU_POWERPC_PA6T, PA6T,\n- \"PA PA6T\")\n-#endif\n-\n \n /***************************************************************************/\n /* PowerPC CPU aliases */\n@@ -1386,10 +935,6 @@ PowerPCCPUAlias ppc_cpu_aliases[] = {\n { \"7457a\", \"7457a_v1.2\" },\n { \"apollo7pm\", \"7457a_v1.0\" },\n #if defined(TARGET_PPC64)\n-#if defined(TODO)\n- { \"power3\", \"630\" },\n- { \"power3+\", \"631\" },\n-#endif\n { \"power5+\", \"power5+_v2.1\" },\n { \"power5gs\", \"power5+_v2.1\" },\n { \"power7\", \"power7_v2.3\" },\n", "prefixes": [ "PULL", "39/40" ] }