Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/808972/?format=api
{ "id": 808972, "url": "http://patchwork.ozlabs.org/api/patches/808972/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20170901185736.28051-6-thierry.reding@gmail.com/", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20170901185736.28051-6-thierry.reding@gmail.com>", "list_archive_url": null, "date": "2017-09-01T18:57:25", "name": "[05/16] gpio: Move irq_handler to struct gpio_irq_chip", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "14c4aea38f1c4a57edbdccfec640ca58384b6e7e", "submitter": { "id": 26234, "url": "http://patchwork.ozlabs.org/api/people/26234/?format=api", "name": "Thierry Reding", "email": "thierry.reding@gmail.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20170901185736.28051-6-thierry.reding@gmail.com/mbox/", "series": [ { "id": 1098, "url": "http://patchwork.ozlabs.org/api/series/1098/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=1098", "date": "2017-09-01T18:57:20", "name": "gpio: Tight IRQ chip integration and banked infrastructure", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/1098/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/808972/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/808972/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<linux-gpio-owner@vger.kernel.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@bilbo.ozlabs.org", "Authentication-Results": [ "ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=vger.kernel.org\n\t(client-ip=209.132.180.67; helo=vger.kernel.org;\n\tenvelope-from=linux-gpio-owner@vger.kernel.org;\n\treceiver=<UNKNOWN>)", "ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"eOO/vAW/\"; dkim-atps=neutral" ], "Received": [ "from vger.kernel.org (vger.kernel.org [209.132.180.67])\n\tby ozlabs.org (Postfix) with ESMTP id 3xkTBK26k9z9sRW\n\tfor <incoming@patchwork.ozlabs.org>;\n\tSat, 2 Sep 2017 05:01:58 +1000 (AEST)", "(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n\tid S1752454AbdIAS5u (ORCPT <rfc822;incoming@patchwork.ozlabs.org>);\n\tFri, 1 Sep 2017 14:57:50 -0400", "from mail-wm0-f65.google.com ([74.125.82.65]:37046 \"EHLO\n\tmail-wm0-f65.google.com\" rhost-flags-OK-OK-OK-OK) by vger.kernel.org\n\twith ESMTP id S1752438AbdIAS5s (ORCPT\n\t<rfc822; linux-gpio@vger.kernel.org>); Fri, 1 Sep 2017 14:57:48 -0400", "by mail-wm0-f65.google.com with SMTP id x189so953454wmg.4;\n\tFri, 01 Sep 2017 11:57:47 -0700 (PDT)", "from localhost\n\t(p200300E41BD6D60076D02BFFFE273F51.dip0.t-ipconnect.de.\n\t[2003:e4:1bd6:d600:76d0:2bff:fe27:3f51])\n\tby smtp.gmail.com with ESMTPSA id\n\tt135sm498827wmt.30.2017.09.01.11.57.45\n\t(version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);\n\tFri, 01 Sep 2017 11:57:45 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=gmail.com; s=20161025;\n\th=from:to:cc:subject:date:message-id:in-reply-to:references;\n\tbh=Wac7PTBZaHThj8QOdMgOZ9R3+5mVhE5YItgB28I81Os=;\n\tb=eOO/vAW/OXBrSXb7NrkgvRsMlR/HHloY1LIR9tWZ/I+E2nqEHGFeJIc+3ujt6ehoFp\n\tYFApJHYDNrbICENAO2T8FJ0JiekPBblfZPAAGV7MJOqXFCrGsirRxhYvDgjXa5aL0CAQ\n\t7capVjhvpINJYFC8VnUG2GL+9e7MAu5K6kGDxw7GFk/O1ZBMwyNNz7nvxSk59RvLc9ex\n\tml2vMzr0M0+B2XA1+P8hK77Ypbb7MPAW/+OYMale0O2KT6pHMSnMmzzLilIiIXug8EK/\n\tm95sHpLuKLDcXLgEuZ1KSk4f8gAEBR58mIKaEfVwu9Q30946kZJfSIencNOgkS71Vz0c\n\tldJw==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to\n\t:references;\n\tbh=Wac7PTBZaHThj8QOdMgOZ9R3+5mVhE5YItgB28I81Os=;\n\tb=PC/Xjp46x/+o+he+/axKKwzuSxzPqmAYR2sQOmEADSSbRL7yScEzajRcucelnCTReF\n\tjgBit4N/23ESxCzRO90k9yhG8JL889g1y8Ii1E2+oruTBtBG5tfMQP0DxvClYeVzh/JU\n\tCe5RwGd6khHnUekYgHY5gTMWChjoylV6YbWA13g+nb1v/sFxrBZOvY0sZyRkKcgNnjfp\n\t0rgpTTLbN3pNIP4vbjT/IrAB11tAyhmCJdT7nT6dr+knwboAM8XgeqgdSzQpRByheAUl\n\tKxcodwqZy/rqvuw4FbI3Ee1lzw8M2aXsRvR7MdRfbwKQ2ajKyWM1jvPWrzqNkEbaPCc5\n\ttBig==", "X-Gm-Message-State": "AHPjjUgJS/vctBLj8qpSSWd/rgV5OkrR27a+BE6xoFdJu2XKSxCk7hJd\n\tRXV2FEu0cLNUqj/U", "X-Google-Smtp-Source": "ADKCNb40zSDUur95XlowR97Bs3dbkPejP79u+UnwKKYi1ly3sMK8e3qigPWjpnfaGaosdRofeWn9rw==", "X-Received": "by 10.28.210.8 with SMTP id j8mr977528wmg.164.1504292267009;\n\tFri, 01 Sep 2017 11:57:47 -0700 (PDT)", "From": "Thierry Reding <thierry.reding@gmail.com>", "To": "Linus Walleij <linus.walleij@linaro.org>", "Cc": "Jonathan Hunter <jonathanh@nvidia.com>, linux-gpio@vger.kernel.org,\n\tlinux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org", "Subject": "[PATCH 05/16] gpio: Move irq_handler to struct gpio_irq_chip", "Date": "Fri, 1 Sep 2017 20:57:25 +0200", "Message-Id": "<20170901185736.28051-6-thierry.reding@gmail.com>", "X-Mailer": "git-send-email 2.13.3", "In-Reply-To": "<20170901185736.28051-1-thierry.reding@gmail.com>", "References": "<20170901185736.28051-1-thierry.reding@gmail.com>", "Sender": "linux-gpio-owner@vger.kernel.org", "Precedence": "bulk", "List-ID": "<linux-gpio.vger.kernel.org>", "X-Mailing-List": "linux-gpio@vger.kernel.org" }, "content": "From: Thierry Reding <treding@nvidia.com>\n\nIn order to consolidate the multiple ways to associate an IRQ chip with\na GPIO chip, move more fields into the new struct gpio_irq_chip.\n\nSigned-off-by: Thierry Reding <treding@nvidia.com>\n---\n drivers/gpio/gpiolib.c | 4 ++--\n include/linux/gpio/driver.h | 11 ++++++++---\n 2 files changed, 10 insertions(+), 5 deletions(-)", "diff": "diff --git a/drivers/gpio/gpiolib.c b/drivers/gpio/gpiolib.c\nindex e5ad28978d5c..75fa734cfa98 100644\n--- a/drivers/gpio/gpiolib.c\n+++ b/drivers/gpio/gpiolib.c\n@@ -1656,7 +1656,7 @@ int gpiochip_irq_map(struct irq_domain *d, unsigned int irq,\n \t * category than their parents, so it won't report false recursion.\n \t */\n \tirq_set_lockdep_class(irq, chip->lock_key);\n-\tirq_set_chip_and_handler(irq, chip->irq.chip, chip->irq_handler);\n+\tirq_set_chip_and_handler(irq, chip->irq.chip, chip->irq.handler);\n \t/* Chips that use nested thread handlers have them marked */\n \tif (chip->irq_nested)\n \t\tirq_set_nested_thread(irq, 1);\n@@ -1960,7 +1960,7 @@ int gpiochip_irqchip_add_key(struct gpio_chip *gpiochip,\n \t}\n \n \tgpiochip->irq.chip = irqchip;\n-\tgpiochip->irq_handler = handler;\n+\tgpiochip->irq.handler = handler;\n \tgpiochip->irq_default_type = type;\n \tgpiochip->to_irq = gpiochip_to_irq;\n \tgpiochip->lock_key = lock_key;\ndiff --git a/include/linux/gpio/driver.h b/include/linux/gpio/driver.h\nindex 9389406df0b1..b1398ea0c32a 100644\n--- a/include/linux/gpio/driver.h\n+++ b/include/linux/gpio/driver.h\n@@ -55,6 +55,14 @@ struct gpio_irq_chip {\n \tunsigned int first;\n \n \t/**\n+\t * @handler:\n+\t *\n+\t * The IRQ handler to use (often a predefined IRQ core function) for\n+\t * GPIO IRQs, provided by GPIO driver.\n+\t */\n+\tirq_flow_handler_t handler;\n+\n+\t/**\n \t * @parent_handler:\n \t *\n \t * The interrupt handler for the GPIO chip's parent interrupts, may be\n@@ -160,8 +168,6 @@ static inline struct gpio_irq_chip *to_gpio_irq_chip(struct irq_chip *chip)\n *\tsafely.\n * @bgpio_dir: shadowed direction register for generic GPIO to clear/set\n *\tdirection safely.\n- * @irq_handler: the irq handler to use (often a predefined irq core function)\n- *\tfor GPIO IRQs, provided by GPIO driver\n * @irq_default_type: default IRQ triggering type applied during GPIO driver\n *\tinitialization, provided by GPIO driver\n * @irq_chained_parent: GPIO IRQ chip parent/bank linux irq number,\n@@ -239,7 +245,6 @@ struct gpio_chip {\n \t * With CONFIG_GPIOLIB_IRQCHIP we get an irqchip inside the gpiolib\n \t * to handle IRQs for most practical cases.\n \t */\n-\tirq_flow_handler_t\tirq_handler;\n \tunsigned int\t\tirq_default_type;\n \tunsigned int\t\tirq_chained_parent;\n \tbool\t\t\tirq_nested;\n", "prefixes": [ "05/16" ] }