Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/807063/?format=api
{ "id": 807063, "url": "http://patchwork.ozlabs.org/api/patches/807063/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/patch/1504003561-6290-19-git-send-email-tien.fong.chee@intel.com/", "project": { "id": 18, "url": "http://patchwork.ozlabs.org/api/projects/18/?format=api", "name": "U-Boot", "link_name": "uboot", "list_id": "u-boot.lists.denx.de", "list_email": "u-boot@lists.denx.de", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<1504003561-6290-19-git-send-email-tien.fong.chee@intel.com>", "list_archive_url": null, "date": "2017-08-29T10:46:00", "name": "[U-Boot,18/19] arm: socfpga: Adding SoCFPGA info for both SPL and U-boot", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": false, "hash": "e90d564c0b2dbf194c8d04d34f76cbe2b99494df", "submitter": { "id": 70549, "url": "http://patchwork.ozlabs.org/api/people/70549/?format=api", "name": "Chee, Tien Fong", "email": "tien.fong.chee@intel.com" }, "delegate": { "id": 1699, "url": "http://patchwork.ozlabs.org/api/users/1699/?format=api", "username": "marex", "first_name": "Marek", "last_name": "Vasut", "email": "marek.vasut@gmail.com" }, "mbox": "http://patchwork.ozlabs.org/project/uboot/patch/1504003561-6290-19-git-send-email-tien.fong.chee@intel.com/mbox/", "series": [ { "id": 345, "url": "http://patchwork.ozlabs.org/api/series/345/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/list/?series=345", "date": "2017-08-29T10:45:42", "name": "Add FPGA, SDRAM drivers and booting to U-boot", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/345/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/807063/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/807063/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<u-boot-bounces@lists.denx.de>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@bilbo.ozlabs.org", "Authentication-Results": "ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=<UNKNOWN>)", "Received": [ "from lists.denx.de (dione.denx.de [81.169.180.215])\n\tby ozlabs.org (Postfix) with ESMTP id 3xhS6g6wYnz9sR9\n\tfor <incoming@patchwork.ozlabs.org>;\n\tTue, 29 Aug 2017 22:06:51 +1000 (AEST)", "by lists.denx.de (Postfix, from userid 105)\n\tid 9ACC8C2207C; Tue, 29 Aug 2017 11:44:45 +0000 (UTC)", "from lists.denx.de (localhost [IPv6:::1])\n\tby lists.denx.de (Postfix) with ESMTP id 3AE60C22071;\n\tTue, 29 Aug 2017 11:44:39 +0000 (UTC)", "by lists.denx.de (Postfix, from userid 105)\n\tid 67CBCC22056; Tue, 29 Aug 2017 10:46:54 +0000 (UTC)", "from mga11.intel.com (mga11.intel.com [192.55.52.93])\n\tby lists.denx.de (Postfix) with ESMTPS id 3308BC21FF3\n\tfor <u-boot@lists.denx.de>; Tue, 29 Aug 2017 10:46:51 +0000 (UTC)", "from orsmga005.jf.intel.com ([10.7.209.41])\n\tby fmsmga102.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384;\n\t29 Aug 2017 03:46:50 -0700", "from tfchee-mobl.gar.corp.intel.com (HELO tienfong.fm.intel.com,\n\t) ([10.226.242.65])\n\tby orsmga005.jf.intel.com with ESMTP; 29 Aug 2017 03:46:48 -0700" ], "X-Spam-Checker-Version": "SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de", "X-Spam-Level": "", "X-Spam-Status": "No, score=-5.0 required=5.0 tests=RCVD_IN_DNSWL_HI\n\tautolearn=unavailable autolearn_force=no version=3.4.0", "X-ExtLoop1": "1", "X-IronPort-AV": "E=Sophos;i=\"5.41,444,1498546800\"; d=\"scan'208\";a=\"143176750\"", "From": "tien.fong.chee@intel.com", "To": "u-boot@lists.denx.de", "Date": "Tue, 29 Aug 2017 18:46:00 +0800", "Message-Id": "<1504003561-6290-19-git-send-email-tien.fong.chee@intel.com>", "X-Mailer": "git-send-email 2.7.4", "In-Reply-To": "<1504003561-6290-1-git-send-email-tien.fong.chee@intel.com>", "References": "<1504003561-6290-1-git-send-email-tien.fong.chee@intel.com>", "Cc": "Marek Vasut <marex@denx.de>, Tien Fong Chee <tien.fong.chee@intel.com>, \n\tChing Liang See <chin.liang.see@intel.com>,\n\tTien Fong <skywindctf@gmail.com>, \n\tWestergteen Dalon <dalon.westergreen@intel.com>", "Subject": "[U-Boot] [PATCH 18/19] arm: socfpga: Adding SoCFPGA info for both\n\tSPL and U-boot", "X-BeenThere": "u-boot@lists.denx.de", "X-Mailman-Version": "2.1.18", "Precedence": "list", "List-Id": "U-Boot discussion <u-boot.lists.denx.de>", "List-Unsubscribe": "<https://lists.denx.de/options/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=unsubscribe>", "List-Archive": "<http://lists.denx.de/pipermail/u-boot/>", "List-Post": "<mailto:u-boot@lists.denx.de>", "List-Help": "<mailto:u-boot-request@lists.denx.de?subject=help>", "List-Subscribe": "<https://lists.denx.de/listinfo/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=subscribe>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "base64", "Errors-To": "u-boot-bounces@lists.denx.de", "Sender": "\"U-Boot\" <u-boot-bounces@lists.denx.de>" }, "content": "From: Tien Fong Chee <tien.fong.chee@intel.com>\n\nSoC FPGA info is required in both SPL and U-boot.\n\nSigned-off-by: Tien Fong Chee <tien.fong.chee@intel.com>\n---\n arch/arm/mach-socfpga/board.c | 3 +++\n arch/arm/mach-socfpga/misc_arria10.c | 5 -----\n arch/arm/mach-socfpga/spl.c | 6 ++++++\n 3 files changed, 9 insertions(+), 5 deletions(-)", "diff": "diff --git a/arch/arm/mach-socfpga/board.c b/arch/arm/mach-socfpga/board.c\nindex b7b2c8b..565a49d 100644\n--- a/arch/arm/mach-socfpga/board.c\n+++ b/arch/arm/mach-socfpga/board.c\n@@ -32,6 +32,9 @@ int board_init(void)\n \t/* configuring the clock based on handoff */\n \tcm_basic_init(gd->fdt_blob);\n \n+\t/* Add device descriptor to FPGA device table */\n+\tsocfpga_fpga_add();\n+\n \treturn 0;\n }\n \ndiff --git a/arch/arm/mach-socfpga/misc_arria10.c b/arch/arm/mach-socfpga/misc_arria10.c\nindex 9d751f6..8760ac9 100644\n--- a/arch/arm/mach-socfpga/misc_arria10.c\n+++ b/arch/arm/mach-socfpga/misc_arria10.c\n@@ -94,11 +94,6 @@ int arch_early_init_r(void)\n \t/* assert reset to all except L4WD0 and L4TIMER0 */\n \tsocfpga_per_reset_all();\n \n-\t/* configuring the clock based on handoff */\n-\t/* TODO: Add call to cm_basic_init() */\n-\n-\t/* Add device descriptor to FPGA device table */\n-\tsocfpga_fpga_add();\n \treturn 0;\n }\n #else\ndiff --git a/arch/arm/mach-socfpga/spl.c b/arch/arm/mach-socfpga/spl.c\nindex 71bae82..aba116d 100644\n--- a/arch/arm/mach-socfpga/spl.c\n+++ b/arch/arm/mach-socfpga/spl.c\n@@ -15,6 +15,7 @@\n #include <asm/arch/system_manager.h>\n #include <asm/arch/freeze_controller.h>\n #include <asm/arch/clock_manager.h>\n+#include <asm/arch/misc.h>\n #include <asm/arch/scan_manager.h>\n #include <asm/arch/sdram.h>\n #include <asm/arch/scu.h>\n@@ -208,6 +209,11 @@ void spl_board_init(void)\n \n \t/* enable console uart printing */\n \tpreloader_console_init();\n+\n+\tWATCHDOG_RESET();\n+\n+\t/* Add device descriptor to FPGA device table */\n+\tsocfpga_fpga_add();\n }\n \n void board_init_f(ulong dummy)\n", "prefixes": [ "U-Boot", "18/19" ] }