get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/806456/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 806456,
    "url": "http://patchwork.ozlabs.org/api/patches/806456/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/uboot/patch/20170828091533.15133-1-ran.wang_1@nxp.com/",
    "project": {
        "id": 18,
        "url": "http://patchwork.ozlabs.org/api/projects/18/?format=api",
        "name": "U-Boot",
        "link_name": "uboot",
        "list_id": "u-boot.lists.denx.de",
        "list_email": "u-boot@lists.denx.de",
        "web_url": null,
        "scm_url": null,
        "webscm_url": null,
        "list_archive_url": "",
        "list_archive_url_format": "",
        "commit_url_format": ""
    },
    "msgid": "<20170828091533.15133-1-ran.wang_1@nxp.com>",
    "list_archive_url": null,
    "date": "2017-08-28T09:15:26",
    "name": "[U-Boot,v4,1/8] armv8: Add workaround for USB erratum A-009008",
    "commit_ref": null,
    "pull_url": null,
    "state": "superseded",
    "archived": false,
    "hash": "24b9bdf4b86b2bc1e8501186e6dec5bf06774cc9",
    "submitter": {
        "id": 71939,
        "url": "http://patchwork.ozlabs.org/api/people/71939/?format=api",
        "name": "Ran Wang",
        "email": "ran.wang_1@nxp.com"
    },
    "delegate": {
        "id": 2666,
        "url": "http://patchwork.ozlabs.org/api/users/2666/?format=api",
        "username": "yorksun",
        "first_name": "York",
        "last_name": "Sun",
        "email": "yorksun@freescale.com"
    },
    "mbox": "http://patchwork.ozlabs.org/project/uboot/patch/20170828091533.15133-1-ran.wang_1@nxp.com/mbox/",
    "series": [
        {
            "id": 118,
            "url": "http://patchwork.ozlabs.org/api/series/118/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/uboot/list/?series=118",
            "date": "2017-08-28T09:15:26",
            "name": "[U-Boot,v4,1/8] armv8: Add workaround for USB erratum A-009008",
            "version": 4,
            "mbox": "http://patchwork.ozlabs.org/series/118/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/806456/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/806456/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<u-boot-bounces@lists.denx.de>",
        "X-Original-To": "incoming@patchwork.ozlabs.org",
        "Delivered-To": "patchwork-incoming@bilbo.ozlabs.org",
        "Authentication-Results": [
            "ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=<UNKNOWN>)",
            "spf=fail (sender IP is 192.88.168.50)\n\tsmtp.mailfrom=nxp.com; nxp.com; dkim=none (message not signed)\n\theader.d=none;nxp.com; dmarc=fail action=none header.from=nxp.com;"
        ],
        "Received": [
            "from lists.denx.de (dione.denx.de [81.169.180.215])\n\tby ozlabs.org (Postfix) with ESMTP id 3xgmlz1pk7z9sNq\n\tfor <incoming@patchwork.ozlabs.org>;\n\tMon, 28 Aug 2017 19:33:19 +1000 (AEST)",
            "by lists.denx.de (Postfix, from userid 105)\n\tid B70E2C224BA; Mon, 28 Aug 2017 09:32:47 +0000 (UTC)",
            "from lists.denx.de (localhost [IPv6:::1])\n\tby lists.denx.de (Postfix) with ESMTP id 73E05C22479;\n\tMon, 28 Aug 2017 09:32:44 +0000 (UTC)",
            "by lists.denx.de (Postfix, from userid 105)\n\tid 6C6E6C22479; Mon, 28 Aug 2017 09:32:43 +0000 (UTC)",
            "from NAM03-BY2-obe.outbound.protection.outlook.com\n\t(mail-by2nam03on0048.outbound.protection.outlook.com [104.47.42.48])\n\tby lists.denx.de (Postfix) with ESMTPS id 66ECAC22479\n\tfor <u-boot@lists.denx.de>; Mon, 28 Aug 2017 09:32:42 +0000 (UTC)",
            "from MWHPR03CA0020.namprd03.prod.outlook.com (10.175.133.158) by\n\tMWHPR03MB3327.namprd03.prod.outlook.com (10.174.249.145) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id\n\t15.1.1385.9; Mon, 28 Aug 2017 09:32:39 +0000",
            "from BN1BFFO11FD027.protection.gbl (2a01:111:f400:7c10::1:142) by\n\tMWHPR03CA0020.outlook.office365.com (2603:10b6:300:117::30) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.1.1385.9 via\n\tFrontend Transport; Mon, 28 Aug 2017 09:32:39 +0000",
            "from tx30smr01.am.freescale.net (192.88.168.50) by\n\tBN1BFFO11FD027.mail.protection.outlook.com (10.58.144.90) with\n\tMicrosoft SMTP Server (version=TLS1_0,\n\tcipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1341.15\n\tvia Frontend Transport; Mon, 28 Aug 2017 09:32:38 +0000",
            "from titan.ap.freescale.net ([10.192.208.233])\n\tby tx30smr01.am.freescale.net (8.14.3/8.14.0) with ESMTP id\n\tv7S9WYoj028765; Mon, 28 Aug 2017 02:32:35 -0700"
        ],
        "X-Spam-Checker-Version": "SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de",
        "X-Spam-Level": "",
        "X-Spam-Status": "No, score=-0.0 required=5.0 tests=BAD_ENC_HEADER,\n\tRCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2,\n\tSPF_HELO_PASS autolearn=unavailable\n\tautolearn_force=no version=3.4.0",
        "Received-SPF": "Fail (protection.outlook.com: domain of nxp.com does not\n\tdesignate 192.88.168.50 as permitted sender)\n\treceiver=protection.outlook.com; \n\tclient-ip=192.88.168.50; helo=tx30smr01.am.freescale.net;",
        "From": "Ran Wang <ran.wang_1@nxp.com>",
        "To": "open list <u-boot@lists.denx.de>, York Sun <york.sun@nxp.com>",
        "Date": "Mon, 28 Aug 2017 17:15:26 +0800",
        "Message-ID": "<20170828091533.15133-1-ran.wang_1@nxp.com>",
        "X-Mailer": "git-send-email 2.14.1",
        "X-EOPAttributedMessage": "0",
        "X-Matching-Connectors": "131483863591977679;\n\t(91ab9b29-cfa4-454e-5278-08d120cd25b8); ()",
        "X-Forefront-Antispam-Report": "CIP:192.88.168.50; IPV:NLI; CTRY:US; EFV:NLI;\n\tSFV:NSPM;\n\tSFS:(10009020)(6009001)(336005)(39380400002)(39860400002)(2980300002)(1109001)(1110001)(339900001)(199003)(189002)(305945005)(356003)(33646002)(189998001)(2906002)(7416002)(50226002)(8936002)(8676002)(81156014)(81166006)(106466001)(626005)(85426001)(5003940100001)(97736004)(86362001)(104016004)(53936002)(36756003)(8656003)(48376002)(54906002)(50466002)(5660300001)(4326008)(50986999)(105606002)(47776003)(498600001)(68736007)(1076002)(77096006)(6636002)(6666003);\n\tDIR:OUT; SFP:1101; SCL:1; SRVR:MWHPR03MB3327;\n\tH:tx30smr01.am.freescale.net; \n\tFPR:; SPF:Fail; PTR:InfoDomainNonexistent; A:1; MX:1; LANG:en; ",
        "X-Microsoft-Exchange-Diagnostics": [
            "1; BN1BFFO11FD027;\n\t1:eQ2SSrqUuYKq2Lrx2q5S/4XYk0ibBwJ8g6Ihvts3HE+lFwUD34Lu/gAOfv3SMw3CmA2AfR/WbPF+4CF5AUIX80ijUt9HWcHBB/VTe+pU8qChZ+Yw0aB5LYlbOJ1mUPYj",
            "1; MWHPR03MB3327;\n\t3:JsWFYHcSGZrZs6YPVOxaueCGhI0k7WbbZZ7bi3nuGEYSLv2yxHzyaL1+oubX6lqor1fuhtwq2cpz0b0Q/SaQQVXWt/9be6tVvQtD0nmE7ipg1AuA37PLeXauH4lW6Hxh38U2GahlQ+DOhZKSa5NWCVqy67ZO7viddzTnMmSwr4Xd6LF7KWi22tLh2ksi93QEEbxCup82XCk1Y7SVt6omS3Zb3usHt/+p7hPxAq0S2qGtkhFoi6ZPBlwK8EgoU4vOOlsOLFRHXUoA4I5xiaeQ22POivGNr5qmuN0wAkrrM8+tl/hmK8RQ3tyOWlTJu3KAJEWJs047SC3kI3+pzXX3N4RuNvqM96GYM5IadaaqEgc=;\n\t25:VZ7DR5O5IvTtOteySdEwRr9JiRjQei6qL+zUdc2LKxAJ/5qo3OeK00/+VhRbBROep7EHbhLmr9jW9dTNcEisISLo0hy8MF9oJjQF8TWpWzkjMYEwd33V6aFzcPLlZZiRHYvAyJdxm+OzNERkf0eLsQfnV9NY8VK37jCjFXSnPICAIgn7FXOGCNmwM7enbGmQNylB5fUJYwB1EGuXj2qKb6EXk7buabz/6V8f4tTP142zx/ELJxWL10hF18i0Gy/+JjAYhzCKkCjxrcWfW6/Xujk0dVLIMu9V37Y9DLAtDXZg8T9MLCpnYV92qQrz7V1fsQVWbvYN0w/cIS/JIHLAyA==",
            "1; MWHPR03MB3327;\n\t31:UDZlYndg6llB3k57t0h9Mkm0dAEo6WRzoIV08EqonPvMM5DwSAwil/Yc6ghwQ3zh9j9HWMY+UC40nCbOuYZt0HyTAZkMDu2y7T0CXaSzSnbWKe7H7NC0ip/VbcFAIhKlzRukbahsHGDhwnC3LrNdqZmwZ+pgofHNf+0yCzTA/NOIVw7d1HLjkPCBxiZ7C6RiYa26/rVxDSwlGDJc2NbrXzjeo9JNbKhC4xK6RXx2NKM=;\n\t4:q/SO2xYoh+AgH/WZPqXtfT0Nfk042vLSlkC7u/p3w9r/f8zWFFZpaH+zDQTCQQXOADDOqLqm96M7vAfbEMQ2FXx4ZvGxckYJPxIdiBBm2GnOTSbWWYEL3LU559WUIMFFrpyPPbZLJAXWH/jNEGprKnlbo86u7PKmXidONCv2BxCKSOaQe12D4TqcieW6Natwr20m+020R5yeHhOA25rDkBTsVI1AbJ1p1OjN5rROPEnsC1nQakpiIEFMhAd1zpgRDLadadsiDq3FTf7eXs4CmyEf8dNovE2bmfk9lF30Rog=",
            "=?us-ascii?Q?1; MWHPR03MB3327;\n\t23:iEWMWerdY7s3vXwiX1arbFLcp530yzZ7nVZxUGLK2?=\n\tnjEWYeK6QgH3YFEdmGAIy8hN1rxTK8Zo0F10TBf6WwHDnJHP31duqd7Q1c6tRN24DAyYV6flPu0v483wIrlHxJpGXf4nEPfa22CMhvoTjWYesOEkjqg9cPt8riDkJ6ByT4ZkdwOO+CD6YGuy8Bswzs64nuX7UIZk7mC0BEgsFYQrpfM4UPLHyntGSTGrTBquD1MEo3Qx4rBfTbEQPKUwINfMXVKiVMsvs8ViqLPaEkIU5XKNK8w0rm6lrmU887EcVCfOCHceWSCHMZaJ5R5LtKYP7ZZpn5X6oj4RfStq7I8eIpWJixMSvsDc+kP+2Zc+JGJigSZVJlJb1NX3fZDpGeIkUJ8VmNweCxx0DvYZgR63S6vO2iq4ZXs1Y2QI6xNCc9zlZTGoHTNkZTFZmlHvqOa50nq8c6jnCurS9CKjrNXvSJDFpGrfsfcfGCOCCufc8ROeME6L/EUakVMtdZg8/5e+YZ7F3XlXDTKVpDNYrml31Tc1tMcrmcNZQtOPflnV+H91qQHrdfDdZJGrzAy7Ict4FHO988GhSaLPcAMgiHbKTGV5GCiX20hsjmv8xIyCUDtVa2j+q/6eFHcwfFd8WPMy8b/I7Ou+gud62IFgjIOrfVN94DtQdDpaGFyET9538NwFqLC9Zs7uUhIa52Elhqv14uD1Bix7RxBWiC/T+wuJwgKWc+aFZ/nGv9H+2zwqM9l9vMLXViG+GYBae5sviO+ewusAkHCyUECsTljdkcbcBtfYLJpazt7IIgD0SqUsaZ3FtXqLQZ027jTCYCSlVmoziiR51Ptggi5Vit3Br6sb+ssR4uwnvhr/p9uEebYho7yllR0GSImY127ER7gUSYFBVwskd/WXaOPWxyWnhJr0RmWI/E2nZ+5ko9DYqzVlMboIBrgG3IUmhhbmsINVjhTjIJgT2hEcWEE7kdhQQsVOatWzPd6Hb3/Y7GyV1OEPsB0yEqY6mO1PO36kBIUelPUICFoFOGwSsWT3a/jaiA+facF86T7BWyGLqRifCn0iSlMTdg7rcrx1KtMOFvkhiCM",
            "1; MWHPR03MB3327;\n\t6:NQL6Wjlnw8OiMbPZbSRrTnSkRTWDBqmwoLzlekNhbDn1GK8ZrYGwzrhgQiw0afVfawvXw+dcRHvlK9QTECPNjHBTL2TxEvCsou3lOLfiwZ+6B27Gjp4lKdsg4Fn3CG86oJTBl2je3MdQ8aBPoiuh8KklByTDvJKQyf0gZxfwGT9bGKGza3Pf5sZnm/s41qHw4VEi9VdR8TvPvUpGFG0HKzp4AREjPAdbOk5HbeRlJt5ZkXAGjOBA8sXwqSv94IWw8lC21XCMbdaCZWb3bIfU7R/p9vj7fsL0t38R6V4gxoj+fGSC20hpnEoHu+idAWRDMrFxRLdJ2ZSK0Zp6N66g0Q==;\n\t5:q4lahkNTQiO52G7lT0pVNoqWSFnAPMIbMzl5h7orRhJgtKg1I77yMw+ZRGhpzbtI6LllQ5iwjhAWRFbIMB4IT3rgAE/UXwDbyrWGBgY3pkbMxQE5B98lI/r51dqovCL2PoEIpqpPRg+no8ZKH2woqg==;\n\t24:LlsmzIWkYBGIaIXBLVNNU6uPqP5kCEqWhpS9EGUCmQkF79yby+Wd2210EW8b9SVGcHi2WsTcQ/6Hn/yhNYzrp2NCzsBnOEiHMjbwZZ6hbMU=;\n\t7:pZxn9f5vW2bjDrqH6qdsDQcA2FWue7/nQ8IPb6svITqcXeWfRbXFxvnQfTRHo3LyteeJMMj3KGCBRTG+wCo0XiNGnY2R7C1TWtGKKs0UjajhEAhu97XnWwf606fuFiNl9N4w9kOIKvG8x0pV+sbPiH/nBdm35WZ7gaUsfmH/QEzlql+oPDLzvK5eYG3Sc/oTe8PTv0X8qCdbLjvN7qlSA93fSaLgIio8utJSIWPTHEE="
        ],
        "MIME-Version": "1.0",
        "X-MS-PublicTrafficType": "Email",
        "X-MS-Office365-Filtering-Correlation-Id": "adc98c7c-3f14-4fc0-1666-08d4edf7b97a",
        "X-Microsoft-Antispam": "UriScan:; BCL:0; PCL:0;\n\tRULEID:(300000500095)(300135000095)(300000501095)(300135300095)(22001)(300000502095)(300135100095)(300000503095)(300135400095)(2017052603199)(201703131430075)(201703131517081)(300000504095)(300135200095)(300000505095)(300135600095)(300000506095)(300135500095);\n\tSRVR:MWHPR03MB3327; ",
        "X-MS-TrafficTypeDiagnostic": "MWHPR03MB3327:",
        "X-Exchange-Antispam-Report-Test": "UriScan:(185117386973197);",
        "X-Microsoft-Antispam-PRVS": "<MWHPR03MB3327EF904DB8B0CCA9641329F19E0@MWHPR03MB3327.namprd03.prod.outlook.com>",
        "X-Exchange-Antispam-Report-CFA-Test": "BCL:0; PCL:0;\n\tRULEID:(100000700101)(100105000095)(100000701101)(100105300095)(100000702101)(100105100095)(6095135)(601004)(2401047)(13018025)(8121501046)(13016025)(5005006)(3002001)(10201501046)(93006095)(93001095)(100000703101)(100105400095)(6055026)(6096035)(20161123563025)(20161123561025)(20161123565025)(20161123556025)(20161123559100)(201703131430075)(201703131448075)(201703131433075)(201703161259150)(201703151042153)(201708071742011)(100000704101)(100105200095)(100000705101)(100105500095);\n\tSRVR:MWHPR03MB3327; BCL:0; PCL:0;\n\tRULEID:(100000800101)(100110000095)(100000801101)(100110300095)(100000802101)(100110100095)(100000803101)(100110400095)(400006)(100000804101)(100110200095)(100000805101)(100110500095);\n\tSRVR:MWHPR03MB3327; ",
        "X-Forefront-PRVS": "0413C9F1ED",
        "SpamDiagnosticOutput": "1:99",
        "SpamDiagnosticMetadata": "NSPM",
        "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "28 Aug 2017 09:32:38.8545\n\t(UTC)",
        "X-MS-Exchange-CrossTenant-Id": "5afe0b00-7697-4969-b663-5eab37d5f47e",
        "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "TenantId=5afe0b00-7697-4969-b663-5eab37d5f47e;\n\tIp=[192.88.168.50]; \n\tHelo=[tx30smr01.am.freescale.net]",
        "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem",
        "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "MWHPR03MB3327",
        "Cc": "Priyanka Jain <priyanka.jain@nxp.com>,\n\tSuresh Gupta <suresh.bhagat@nxp.com>, ran.wang_1@nxp.com",
        "Subject": "[U-Boot] [PATCH v4 1/8] armv8: Add workaround for USB erratum\n\tA-009008",
        "X-BeenThere": "u-boot@lists.denx.de",
        "X-Mailman-Version": "2.1.18",
        "Precedence": "list",
        "List-Id": "U-Boot discussion <u-boot.lists.denx.de>",
        "List-Unsubscribe": "<https://lists.denx.de/options/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=unsubscribe>",
        "List-Archive": "<http://lists.denx.de/pipermail/u-boot/>",
        "List-Post": "<mailto:u-boot@lists.denx.de>",
        "List-Help": "<mailto:u-boot-request@lists.denx.de?subject=help>",
        "List-Subscribe": "<https://lists.denx.de/listinfo/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=subscribe>",
        "Content-Type": "text/plain; charset=\"utf-8\"",
        "Content-Transfer-Encoding": "base64",
        "Errors-To": "u-boot-bounces@lists.denx.de",
        "Sender": "\"U-Boot\" <u-boot-bounces@lists.denx.de>"
    },
    "content": "USB High Speed (HS) EYE Height Adjustment\nUSB HS speed eye diagram fails with the default value at\nmany corners, particularly at a high temperature\n\nOptimal eye at TXREFTUNE value to 0x9 is observed, change\nset the same value.\n\nSigned-off-by: Ran Wang <ran.wang_1@nxp.com>\n---\nChange in v4:\n\tChange 1001 to 0x9 in the commit message to match the code.\n\tClean up the math in set_usb_txvreftune().\n\tRename USB_TXVREFTUNE to SCFG_USB_TXVREFTUNE.\n\nChange in v3:\n\tUse inline function to make code cleaner.\n\nChange in v2:\n\tIn function erratum_a009008():\n\t1.Put a blank line after variable declaration.\n\t2.Move common code together.\n\n arch/arm/cpu/armv8/fsl-layerscape/Kconfig          |  7 ++++++\n arch/arm/cpu/armv8/fsl-layerscape/soc.c            | 26 ++++++++++++++++++++++\n .../include/asm/arch-fsl-layerscape/immap_lsch2.h  |  6 +++++\n .../include/asm/arch-fsl-layerscape/immap_lsch3.h  |  1 +\n 4 files changed, 40 insertions(+)",
    "diff": "diff --git a/arch/arm/cpu/armv8/fsl-layerscape/Kconfig b/arch/arm/cpu/armv8/fsl-layerscape/Kconfig\nindex cdeef26fe5..d8936a4334 100644\n--- a/arch/arm/cpu/armv8/fsl-layerscape/Kconfig\n+++ b/arch/arm/cpu/armv8/fsl-layerscape/Kconfig\n@@ -22,6 +22,7 @@ config ARCH_LS1043A\n \tselect SYS_FSL_ERRATUM_A009942\n \tselect SYS_FSL_ERRATUM_A010315\n \tselect SYS_FSL_ERRATUM_A010539\n+\tselect SYS_FSL_ERRATUM_A009008\n \tselect SYS_FSL_HAS_DDR3\n \tselect SYS_FSL_HAS_DDR4\n \tselect ARCH_EARLY_INIT_R\n@@ -44,6 +45,7 @@ config ARCH_LS1046A\n \tselect SYS_FSL_ERRATUM_A009942\n \tselect SYS_FSL_ERRATUM_A010165\n \tselect SYS_FSL_ERRATUM_A010539\n+\tselect SYS_FSL_ERRATUM_A009008\n \tselect SYS_FSL_HAS_DDR4\n \tselect SYS_FSL_SRDS_2\n \tselect ARCH_EARLY_INIT_R\n@@ -80,6 +82,7 @@ config ARCH_LS2080A\n \tselect SYS_FSL_ERRATUM_A009942\n \tselect SYS_FSL_ERRATUM_A010165\n \tselect SYS_FSL_ERRATUM_A009203\n+\tselect SYS_FSL_ERRATUM_A009008\n \tselect ARCH_EARLY_INIT_R\n \tselect BOARD_EARLY_INIT_F\n \n@@ -223,6 +226,10 @@ config SYS_FSL_ERRATUM_A010315\n config SYS_FSL_ERRATUM_A010539\n \tbool \"Workaround for PIN MUX erratum A010539\"\n \n+config SYS_FSL_ERRATUM_A009008\n+\tbool \"Workaround for USB PHY erratum A009008\"\n+\n+\n config MAX_CPUS\n \tint \"Maximum number of CPUs permitted for Layerscape\"\n \tdefault 4 if ARCH_LS1043A\ndiff --git a/arch/arm/cpu/armv8/fsl-layerscape/soc.c b/arch/arm/cpu/armv8/fsl-layerscape/soc.c\nindex 639e9d2ddc..52a7abd13c 100644\n--- a/arch/arm/cpu/armv8/fsl-layerscape/soc.c\n+++ b/arch/arm/cpu/armv8/fsl-layerscape/soc.c\n@@ -52,6 +52,30 @@ bool soc_has_aiop(void)\n \treturn false;\n }\n \n+static inline void set_usb_txvreftune(u32 __iomem *scfg, u32 offset)\n+{\n+\tu32 val;\n+\n+\tval = scfg_in32(scfg + offset / 4);\n+\tval &= ~(0xF << 6);\n+\tval |= SCFG_USB_TXVREFTUNE << 6;\n+\tscfg_out32(scfg + offset / 4, val);\n+}\n+\n+static void erratum_a009008(void)\n+{\n+#ifdef CONFIG_SYS_FSL_ERRATUM_A009008\n+\tu32 __iomem *scfg = (u32 __iomem *)SCFG_BASE;\n+#if defined(CONFIG_ARCH_LS1043A) || defined(CONFIG_ARCH_LS1046A)\n+\tset_usb_txvreftune(scfg, SCFG_USB3PRM1CR_USB1);\n+\tset_usb_txvreftune(scfg, SCFG_USB3PRM1CR_USB2);\n+\tset_usb_txvreftune(scfg, SCFG_USB3PRM1CR_USB3);\n+#elif defined(CONFIG_ARCH_LS2080A)\n+\tset_usb_txvreftune(scfg, SCFG_USB3PRM1CR);\n+#endif\n+#endif /* CONFIG_SYS_FSL_ERRATUM_A009008 */\n+}\n+\n #if defined(CONFIG_FSL_LSCH3)\n /*\n  * This erratum requires setting a value to eddrtqcr1 to\n@@ -198,6 +222,7 @@ void fsl_lsch3_early_init_f(void)\n #endif\n \terratum_a008514();\n \terratum_a008336();\n+\terratum_a009008();\n #ifdef CONFIG_CHAIN_OF_TRUST\n \t/* In case of Secure Boot, the IBR configures the SMMU\n \t* to allow only Secure transactions.\n@@ -473,6 +498,7 @@ void fsl_lsch2_early_init_f(void)\n \terratum_a009929();\n \terratum_a009660();\n \terratum_a010539();\n+\terratum_a009008();\n }\n #endif\n \ndiff --git a/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch2.h b/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch2.h\nindex 4afc338b8e..c60d8ddfa2 100644\n--- a/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch2.h\n+++ b/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch2.h\n@@ -338,6 +338,12 @@ struct ccsr_gur {\n #define SCFG_USBPWRFAULT_USB2_SHIFT\t2\n #define SCFG_USBPWRFAULT_USB1_SHIFT\t0\n \n+#define SCFG_BASE\t\t\t0x01570000\n+#define SCFG_USB3PRM1CR_USB1\t\t0x070\n+#define SCFG_USB3PRM1CR_USB2\t\t0x07C\n+#define SCFG_USB3PRM1CR_USB3\t\t0x088\n+#define SCFG_USB_TXVREFTUNE\t\t\t0x9\n+\n #define SCFG_SNPCNFGCR_SECRDSNP\t\t0x80000000\n #define SCFG_SNPCNFGCR_SECWRSNP\t\t0x40000000\n #define SCFG_SNPCNFGCR_SATARDSNP\t0x00800000\ndiff --git a/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch3.h b/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch3.h\nindex 59410aa7e7..01b24d03f1 100644\n--- a/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch3.h\n+++ b/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch3.h\n@@ -133,6 +133,7 @@\n #define SCFG_BASE\t\t0x01fc0000\n #define SCFG_USB3PRM1CR\t\t\t0x000\n #define SCFG_USB3PRM1CR_INIT\t\t0x27672b2a\n+#define SCFG_USB_TXVREFTUNE\t\t0x9\n #define SCFG_QSPICLKCTLR\t0x10\n \n #define TP_ITYP_AV\t\t0x00000001\t/* Initiator available */\n",
    "prefixes": [
        "U-Boot",
        "v4",
        "1/8"
    ]
}