get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/806092/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 806092,
    "url": "http://patchwork.ozlabs.org/api/patches/806092/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/netdev/patch/20170826073311.25612-4-clabbe.montjoie@gmail.com/",
    "project": {
        "id": 7,
        "url": "http://patchwork.ozlabs.org/api/projects/7/?format=api",
        "name": "Linux network development",
        "link_name": "netdev",
        "list_id": "netdev.vger.kernel.org",
        "list_email": "netdev@vger.kernel.org",
        "web_url": null,
        "scm_url": null,
        "webscm_url": null,
        "list_archive_url": "",
        "list_archive_url_format": "",
        "commit_url_format": ""
    },
    "msgid": "<20170826073311.25612-4-clabbe.montjoie@gmail.com>",
    "list_archive_url": null,
    "date": "2017-08-26T07:33:09",
    "name": "[v4,3/5] dt-bindings: net: dwmac-sun8i: update documentation about integrated PHY",
    "commit_ref": null,
    "pull_url": null,
    "state": "changes-requested",
    "archived": true,
    "hash": "59b7925deec02d391676fa4f015aab53a6961358",
    "submitter": {
        "id": 64152,
        "url": "http://patchwork.ozlabs.org/api/people/64152/?format=api",
        "name": "Corentin Labbe",
        "email": "clabbe.montjoie@gmail.com"
    },
    "delegate": {
        "id": 34,
        "url": "http://patchwork.ozlabs.org/api/users/34/?format=api",
        "username": "davem",
        "first_name": "David",
        "last_name": "Miller",
        "email": "davem@davemloft.net"
    },
    "mbox": "http://patchwork.ozlabs.org/project/netdev/patch/20170826073311.25612-4-clabbe.montjoie@gmail.com/mbox/",
    "series": [],
    "comments": "http://patchwork.ozlabs.org/api/patches/806092/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/806092/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<netdev-owner@vger.kernel.org>",
        "X-Original-To": "patchwork-incoming@ozlabs.org",
        "Delivered-To": "patchwork-incoming@ozlabs.org",
        "Authentication-Results": [
            "ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=vger.kernel.org\n\t(client-ip=209.132.180.67; helo=vger.kernel.org;\n\tenvelope-from=netdev-owner@vger.kernel.org;\n\treceiver=<UNKNOWN>)",
            "ozlabs.org; dkim=pass (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"PG0pRDNm\"; dkim-atps=neutral"
        ],
        "Received": [
            "from vger.kernel.org (vger.kernel.org [209.132.180.67])\n\tby ozlabs.org (Postfix) with ESMTP id 3xfVFK49x8z9t4R\n\tfor <patchwork-incoming@ozlabs.org>;\n\tSat, 26 Aug 2017 17:35:49 +1000 (AEST)",
            "(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n\tid S1754437AbdHZHf0 (ORCPT <rfc822;patchwork-incoming@ozlabs.org>);\n\tSat, 26 Aug 2017 03:35:26 -0400",
            "from mail-wr0-f194.google.com ([209.85.128.194]:36794 \"EHLO\n\tmail-wr0-f194.google.com\" rhost-flags-OK-OK-OK-OK) by vger.kernel.org\n\twith ESMTP id S1752258AbdHZHfX (ORCPT\n\t<rfc822;netdev@vger.kernel.org>); Sat, 26 Aug 2017 03:35:23 -0400",
            "by mail-wr0-f194.google.com with SMTP id p8so1016197wrf.3;\n\tSat, 26 Aug 2017 00:35:22 -0700 (PDT)",
            "from Red.local (LFbn1-1-65-78.w90-118.abo.wanadoo.fr.\n\t[90.118.156.78]) by smtp.googlemail.com with ESMTPSA id\n\tu46sm14198550wrf.15.2017.08.26.00.35.21\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128);\n\tSat, 26 Aug 2017 00:35:21 -0700 (PDT)"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=gmail.com; s=20161025;\n\th=from:to:cc:subject:date:message-id:in-reply-to:references;\n\tbh=nDEKdSkwEVxgyYY9TbiFWaFb6EjWdiM+hx43JIF58EE=;\n\tb=PG0pRDNmxmr/7Zjjq/DCKOtzKG+jGBaNzF6jCzCYy+H3XtyZFnEywc5iR3Q2tgIfcX\n\tSrnq0xExp8gCECrvPNHBCGMM7VSsJzZrmZbqhulu6t6o10u7t4cGMOA5mY6agNVKW3ik\n\ttQmKWisT3DH919HEmQJKApHOvXNGpEx9aDMOLoDQTl1Pc/7HGSqDlZB8Gob7mbYAFeom\n\tfVxs4+9Nado29mqUVdhdWB7tUP3LHAN5ZA9ery1DuVF7BME9KJ+9MQvEHpwbJB22erux\n\tl29KeedPIeR/4NV0hHf+V+VDh+jwNhQS2uqj1eBwhoESp5uU396wDMtx37/ojCaMb+fy\n\tTjNQ==",
        "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to\n\t:references;\n\tbh=nDEKdSkwEVxgyYY9TbiFWaFb6EjWdiM+hx43JIF58EE=;\n\tb=J+VdbXrBrrpJ6JY2TAx8732sTacWFQA77qO7JNMl+AEJrqmKkbl5zZJlqU7/jPU14b\n\tXGC1X97iVlrl00cwuTLQn9vgbC4eXiGlq4+LWKhoQXLhoF7ltFxD3t50l5uw/5+qXx2r\n\tkoW59GYgQ9s0aL7qW0Rtm+RLtdmTuEHY14Qn1JLUl3g+SdAhZXhnWmCdDI/HsvWbQyvm\n\tz4/7fKTAbEkVtNAVWA2QwdTpYG1SJ0f5+hw2nZfON+cATL0QQuBVooXX/ebJlBNF4Zqu\n\tdiz+eGrWfAcAevyVnhHrKa2NccEbwqIbUf/TBHTs0a6OJP8zVnq69i/E/S4KVoeOA9+4\n\tQMvg==",
        "X-Gm-Message-State": "AHYfb5gvQOUc/xsrku/4oV3XRncJP0DFEZSxXs5NuYKnVXJjNH1P4+vu\n\tl5uRAKWQNF0yZA==",
        "X-Received": "by 10.223.139.92 with SMTP id v28mr572289wra.208.1503732922103; \n\tSat, 26 Aug 2017 00:35:22 -0700 (PDT)",
        "From": "Corentin Labbe <clabbe.montjoie@gmail.com>",
        "To": "robh+dt@kernel.org, mark.rutland@arm.com,\n\tmaxime.ripard@free-electrons.com, wens@csie.org,\n\tlinux@armlinux.org.uk, peppe.cavallaro@st.com,\n\talexandre.torgue@st.com, andrew@lunn.ch, f.fainelli@gmail.com",
        "Cc": "icenowy@aosc.io, netdev@vger.kernel.org,\n\tdevicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,\n\tlinux-kernel@vger.kernel.org, Corentin Labbe <clabbe.montjoie@gmail.com>",
        "Subject": "[PATCH v4 3/5] dt-bindings: net: dwmac-sun8i: update documentation\n\tabout integrated PHY",
        "Date": "Sat, 26 Aug 2017 09:33:09 +0200",
        "Message-Id": "<20170826073311.25612-4-clabbe.montjoie@gmail.com>",
        "X-Mailer": "git-send-email 2.13.5",
        "In-Reply-To": "<20170826073311.25612-1-clabbe.montjoie@gmail.com>",
        "References": "<20170826073311.25612-1-clabbe.montjoie@gmail.com>",
        "Sender": "netdev-owner@vger.kernel.org",
        "Precedence": "bulk",
        "List-ID": "<netdev.vger.kernel.org>",
        "X-Mailing-List": "netdev@vger.kernel.org"
    },
    "content": "This patch add documentation about the MDIO switch used on sun8i-h3-emac\nfor integrated PHY.\n\nSigned-off-by: Corentin Labbe <clabbe.montjoie@gmail.com>\n---\n .../devicetree/bindings/net/dwmac-sun8i.txt        | 117 ++++++++++++++++++++-\n 1 file changed, 112 insertions(+), 5 deletions(-)",
    "diff": "diff --git a/Documentation/devicetree/bindings/net/dwmac-sun8i.txt b/Documentation/devicetree/bindings/net/dwmac-sun8i.txt\nindex 725f3b187886..5751f7afc5dd 100644\n--- a/Documentation/devicetree/bindings/net/dwmac-sun8i.txt\n+++ b/Documentation/devicetree/bindings/net/dwmac-sun8i.txt\n@@ -39,7 +39,7 @@ Optional properties for the following compatibles:\n - allwinner,leds-active-low: EPHY LEDs are active low\n \n Required child node of emac:\n-- mdio bus node: should be named mdio\n+- mdio bus node: should be labelled mdio\n \n Required properties of the mdio node:\n - #address-cells: shall be 1\n@@ -48,14 +48,25 @@ Required properties of the mdio node:\n The device node referenced by \"phy\" or \"phy-handle\" should be a child node\n of the mdio node. See phy.txt for the generic PHY bindings.\n \n-Required properties of the phy node with the following compatibles:\n+The following compatibles require an mdio-mux node:\n+  - \"allwinner,sun8i-h3-emac\"\n+Required properties for the mdio-mux node:\n+  - compatible = \"mdio-mux\"\n+  - two child mdio, one for the integrated mdio, one for the external mdio\n+  - mdio-parent-bus: a phandle to the emac's MDIO node\n+\n+The following compatibles require a PHY node representing the integrated\n+PHY, under the integrated MDIO bus node if an mdio-mux node is used:\n   - \"allwinner,sun8i-h3-emac\",\n   - \"allwinner,sun8i-v3s-emac\":\n+\n+Required properties of the integrated phy node:\n - clocks: a phandle to the reference clock for the EPHY\n - resets: a phandle to the reset control for the EPHY\n+- phy-is-integrated\n+- Should be a child of the integrated mdio\n \n-Example:\n-\n+Example with integrated PHY:\n emac: ethernet@1c0b000 {\n \tcompatible = \"allwinner,sun8i-h3-emac\";\n \tsyscon = <&syscon>;\n@@ -72,13 +83,109 @@ emac: ethernet@1c0b000 {\n \tphy-handle = <&int_mii_phy>;\n \tphy-mode = \"mii\";\n \tallwinner,leds-active-low;\n-\tmdio: mdio {\n+\n+\tmdio0: mdio {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\tcompatible = \"snps,dwmac-mdio\";\n+\t};\n+\n+};\n+eth-phy-mux {\n+\tcompatible = \"mdio-mux\";\n+\t#address-cells = <1>;\n+\t#size-cells = <0>;\n+\tmdio-parent-bus = <&mdio0>;\n+\n+\tint_mdio: mdio@1 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\tint_mii_phy: ethernet-phy@1 {\n+\t\t\treg = <1>;\n+\t\t\tclocks = <&ccu CLK_BUS_EPHY>;\n+\t\t\tresets = <&ccu RST_BUS_EPHY>;\n+\t\t\tphy-is-integrated\n+\t\t};\n+\t};\n+\text_mdio: mdio@0 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t};\n+};\n+\n+Example with external PHY:\n+emac: ethernet@1c0b000 {\n+\tcompatible = \"allwinner,sun8i-h3-emac\";\n+\tsyscon = <&syscon>;\n+\treg = <0x01c0b000 0x104>;\n+\tinterrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;\n+\tinterrupt-names = \"macirq\";\n+\tresets = <&ccu RST_BUS_EMAC>;\n+\treset-names = \"stmmaceth\";\n+\tclocks = <&ccu CLK_BUS_EMAC>;\n+\tclock-names = \"stmmaceth\";\n+\t#address-cells = <1>;\n+\t#size-cells = <0>;\n+\n+\tphy-handle = <&ext_rgmii_phy>;\n+\tphy-mode = \"rgmii\";\n+\tallwinner,leds-active-low;\n+\n+\tmdio0: mdio {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\tcompatible = \"snps,dwmac-mdio\";\n+\t};\n+\n+};\n+eth-phy-mux {\n+\tcompatible = \"mdio-mux\";\n+\t#address-cells = <1>;\n+\t#size-cells = <0>;\n+\tmdio-parent-bus = <&mdio0>;\n+\n+\tint_mdio: mdio@1 {\n \t\t#address-cells = <1>;\n \t\t#size-cells = <0>;\n \t\tint_mii_phy: ethernet-phy@1 {\n \t\t\treg = <1>;\n \t\t\tclocks = <&ccu CLK_BUS_EPHY>;\n \t\t\tresets = <&ccu RST_BUS_EPHY>;\n+\t\t\tphy-is-integrated\n+\t\t};\n+\t};\n+\text_mdio: mdio@0 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\text_rgmii_phy: ethernet-phy@1 {\n+\t\t\treg = <1>;\n+\t\t};\n+\t};\n+};\n+\n+Example with SoC without integrated PHY\n+\n+emac: ethernet@1c0b000 {\n+\tcompatible = \"allwinner,sun8i-a83t-emac\";\n+\tsyscon = <&syscon>;\n+\treg = <0x01c0b000 0x104>;\n+\tinterrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;\n+\tinterrupt-names = \"macirq\";\n+\tresets = <&ccu RST_BUS_EMAC>;\n+\treset-names = \"stmmaceth\";\n+\tclocks = <&ccu CLK_BUS_EMAC>;\n+\tclock-names = \"stmmaceth\";\n+\t#address-cells = <1>;\n+\t#size-cells = <0>;\n+\n+\tphy-handle = <&ext_rgmii_phy>;\n+\tphy-mode = \"rgmii\";\n+\n+\tmdio: mdio {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\text_rgmii_phy: ethernet-phy@1 {\n+\t\t\treg = <1>;\n \t\t};\n \t};\n };\n",
    "prefixes": [
        "v4",
        "3/5"
    ]
}