Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/677367/?format=api
{ "id": 677367, "url": "http://patchwork.ozlabs.org/api/patches/677367/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/patch/20161001141931.32354-25-paul.burton@imgtec.com/", "project": { "id": 18, "url": "http://patchwork.ozlabs.org/api/projects/18/?format=api", "name": "U-Boot", "link_name": "uboot", "list_id": "u-boot.lists.denx.de", "list_email": "u-boot@lists.denx.de", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20161001141931.32354-25-paul.burton@imgtec.com>", "list_archive_url": null, "date": "2016-10-01T14:19:27", "name": "[U-Boot,24/27] malta: Use a physical CONFIG_SYS_SDRAM_BASE", "commit_ref": null, "pull_url": null, "state": "deferred", "archived": false, "hash": "8b834698c2110db6f6fca5d2b17aa06afb3e9cc8", "submitter": { "id": 33698, "url": "http://patchwork.ozlabs.org/api/people/33698/?format=api", "name": "Paul Burton", "email": "paul.burton@imgtec.com" }, "delegate": { "id": 3651, "url": "http://patchwork.ozlabs.org/api/users/3651/?format=api", "username": "trini", "first_name": "Tom", "last_name": "Rini", "email": "trini@ti.com" }, "mbox": "http://patchwork.ozlabs.org/project/uboot/patch/20161001141931.32354-25-paul.burton@imgtec.com/mbox/", "series": [], "comments": "http://patchwork.ozlabs.org/api/patches/677367/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/677367/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<u-boot-bounces@lists.denx.de>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@bilbo.ozlabs.org", "Received": [ "from theia.denx.de (theia.denx.de [85.214.87.163])\n\tby ozlabs.org (Postfix) with ESMTP id 3smVwS21T7z9s2G\n\tfor <incoming@patchwork.ozlabs.org>;\n\tSun, 2 Oct 2016 00:26:00 +1000 (AEST)", "from localhost (localhost [127.0.0.1])\n\tby theia.denx.de (Postfix) with ESMTP id B0DCFB381B;\n\tSat, 1 Oct 2016 16:25:57 +0200 (CEST)", "from theia.denx.de ([127.0.0.1])\n\tby localhost (theia.denx.de [127.0.0.1]) (amavisd-new, port 10024)\n\twith ESMTP id fPuUzQpJ4pqY; Sat, 1 Oct 2016 16:25:57 +0200 (CEST)", "from theia.denx.de (localhost [127.0.0.1])\n\tby theia.denx.de (Postfix) with ESMTP id 04ED6B380E;\n\tSat, 1 Oct 2016 16:25:57 +0200 (CEST)", "from localhost (localhost [127.0.0.1])\n\tby theia.denx.de (Postfix) with ESMTP id 3C4EAB380E\n\tfor <u-boot@lists.denx.de>; Sat, 1 Oct 2016 16:25:54 +0200 (CEST)", "from theia.denx.de ([127.0.0.1])\n\tby localhost (theia.denx.de [127.0.0.1]) (amavisd-new, port 10024)\n\twith ESMTP id FrAf96pyKq5j for <u-boot@lists.denx.de>;\n\tSat, 1 Oct 2016 16:25:54 +0200 (CEST)", "from mailapp01.imgtec.com (mailapp02.imgtec.com [217.156.133.132])\n\tby theia.denx.de (Postfix) with ESMTP id F1EABA762A\n\tfor <u-boot@lists.denx.de>; Sat, 1 Oct 2016 16:25:53 +0200 (CEST)", "from HHMAIL03.hh.imgtec.org (unknown [10.44.0.21])\n\tby Forcepoint Email with ESMTPS id 6E2C0C6CB95E5;\n\tSat, 1 Oct 2016 15:25:49 +0100 (IST)", "from localhost (192.168.159.74) by HHMAIL03.hh.imgtec.org\n\t(10.44.0.22) with Microsoft SMTP Server (TLS) id 14.3.294.0;\n\tSat, 1 Oct 2016 15:25:52 +0100" ], "X-policyd-weight": "NOT_IN_SBL_XBL_SPAMHAUS=-1.5 NOT_IN_SPAMCOP=-1.5\n\tNOT_IN_BL_NJABL=-1.5 (only DNSBL check requested)", "From": "Paul Burton <paul.burton@imgtec.com>", "To": "<u-boot@lists.denx.de>", "Date": "Sat, 1 Oct 2016 15:19:27 +0100", "Message-ID": "<20161001141931.32354-25-paul.burton@imgtec.com>", "X-Mailer": "git-send-email 2.10.0", "In-Reply-To": "<20161001141931.32354-1-paul.burton@imgtec.com>", "References": "<20161001141931.32354-1-paul.burton@imgtec.com>", "MIME-Version": "1.0", "X-Originating-IP": "[192.168.159.74]", "Subject": "[U-Boot] [PATCH 24/27] malta: Use a physical CONFIG_SYS_SDRAM_BASE", "X-BeenThere": "u-boot@lists.denx.de", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "U-Boot discussion <u-boot.lists.denx.de>", "List-Unsubscribe": "<http://lists.denx.de/mailman/options/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=unsubscribe>", "List-Archive": "<http://lists.denx.de/pipermail/u-boot/>", "List-Post": "<mailto:u-boot@lists.denx.de>", "List-Help": "<mailto:u-boot-request@lists.denx.de?subject=help>", "List-Subscribe": "<http://lists.denx.de/mailman/listinfo/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=subscribe>", "Content-Type": "text/plain; charset=\"us-ascii\"", "Content-Transfer-Encoding": "7bit", "Errors-To": "u-boot-bounces@lists.denx.de", "Sender": "\"U-Boot\" <u-boot-bounces@lists.denx.de>" }, "content": "README states that CONFIG_SYS_SDRAM_BASE should the physical base\naddress of SDRAM, whilst up until now various pieces of generic code\nhave presumed that it can be directly accessed by the CPU & MIPS has\nprovided a virtual address for CONFIG_SYS_SDRAM_BASE. Other generic code\nexpects CONFIG_SYS_SDRAM_BASE to be a physical address, which makes the\ninconsistency a mess.\n\nNow that the preceding patches have prepared us to handle using a\nphysical CONFIG_SYS_SDRAM_BASE, clean up the inconsistency for malta by\nproviding a physical CONFIG_SYS_SDRAM_BASE.\n\nSigned-off-by: Paul Burton <paul.burton@imgtec.com>\nCc: Daniel Schwierzeck <daniel.schwierzeck@gmail.com>\n---\n\n include/configs/malta.h | 18 ++++++++++--------\n 1 file changed, 10 insertions(+), 8 deletions(-)", "diff": "diff --git a/include/configs/malta.h b/include/configs/malta.h\nindex fc4baba..5bc9f23 100644\n--- a/include/configs/malta.h\n+++ b/include/configs/malta.h\n@@ -39,18 +39,20 @@\n */\n #define CONFIG_SYS_MONITOR_BASE\t\tCONFIG_SYS_TEXT_BASE\n \n-#ifdef CONFIG_64BIT\n-# define CONFIG_SYS_SDRAM_BASE\t\t0xffffffff80000000\n-#else\n-# define CONFIG_SYS_SDRAM_BASE\t\t0x80000000\n-#endif\n+#define CONFIG_SYS_SDRAM_BASE\t\t0x0\n #define CONFIG_SYS_MEM_SIZE\t\t(256 * 1024 * 1024)\n \n #define CONFIG_SYS_INIT_SP_OFFSET\t0x400000\n \n-#define CONFIG_SYS_LOAD_ADDR\t\t(CONFIG_SYS_SDRAM_BASE + 0x01000000)\n-#define CONFIG_SYS_MEMTEST_START\t(CONFIG_SYS_SDRAM_BASE + 0x00100000)\n-#define CONFIG_SYS_MEMTEST_END\t\t(CONFIG_SYS_SDRAM_BASE + 0x00800000)\n+#ifdef CONFIG_64BIT\n+# define CONFIG_SYS_LOAD_ADDR\t\t0xffffffff81000000\n+# define CONFIG_SYS_MEMTEST_START\t0xffffffff80100000\n+# define CONFIG_SYS_MEMTEST_END\t\t0xffffffff80800000\n+#else\n+# define CONFIG_SYS_LOAD_ADDR\t\t0x81000000\n+# define CONFIG_SYS_MEMTEST_START\t0x80100000\n+# define CONFIG_SYS_MEMTEST_END\t\t0x80800000\n+#endif\n \n #define CONFIG_SYS_MALLOC_LEN\t\t(128 * 1024)\n #define CONFIG_SYS_BOOTPARAMS_LEN\t(128 * 1024)\n", "prefixes": [ "U-Boot", "24/27" ] }