get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/677/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 677,
    "url": "http://patchwork.ozlabs.org/api/patches/677/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/linuxppc-dev/patch/1221866428-20621-1-git-send-email-ncase@xes-inc.com/",
    "project": {
        "id": 2,
        "url": "http://patchwork.ozlabs.org/api/projects/2/?format=api",
        "name": "Linux PPC development",
        "link_name": "linuxppc-dev",
        "list_id": "linuxppc-dev.lists.ozlabs.org",
        "list_email": "linuxppc-dev@lists.ozlabs.org",
        "web_url": "https://github.com/linuxppc/wiki/wiki",
        "scm_url": "https://git.kernel.org/pub/scm/linux/kernel/git/powerpc/linux.git",
        "webscm_url": "https://git.kernel.org/pub/scm/linux/kernel/git/powerpc/linux.git/",
        "list_archive_url": "https://lore.kernel.org/linuxppc-dev/",
        "list_archive_url_format": "https://lore.kernel.org/linuxppc-dev/{}/",
        "commit_url_format": "https://git.kernel.org/pub/scm/linux/kernel/git/powerpc/linux.git/commit/?id={}"
    },
    "msgid": "<1221866428-20621-1-git-send-email-ncase@xes-inc.com>",
    "list_archive_url": "https://lore.kernel.org/linuxppc-dev/1221866428-20621-1-git-send-email-ncase@xes-inc.com/",
    "date": "2008-09-19T23:20:28",
    "name": "[v2] edac: mpc85xx: Add support for MPC8572",
    "commit_ref": null,
    "pull_url": null,
    "state": "accepted",
    "archived": true,
    "hash": "ad035750ad0a9cdd8eaf049d58900e24830c6fbc",
    "submitter": {
        "id": 329,
        "url": "http://patchwork.ozlabs.org/api/people/329/?format=api",
        "name": "Nate Case",
        "email": "ncase@xes-inc.com"
    },
    "delegate": {
        "id": 9,
        "url": "http://patchwork.ozlabs.org/api/users/9/?format=api",
        "username": "galak",
        "first_name": "Kumar",
        "last_name": "Gala",
        "email": "galak@kernel.crashing.org"
    },
    "mbox": "http://patchwork.ozlabs.org/project/linuxppc-dev/patch/1221866428-20621-1-git-send-email-ncase@xes-inc.com/mbox/",
    "series": [],
    "comments": "http://patchwork.ozlabs.org/api/patches/677/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/677/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<linuxppc-dev-bounces+patchwork-incoming=ozlabs.org@ozlabs.org>",
        "X-Original-To": [
            "patchwork-incoming@ozlabs.org",
            "linuxppc-dev@ozlabs.org"
        ],
        "Delivered-To": [
            "patchwork-incoming@ozlabs.org",
            "linuxppc-dev@ozlabs.org"
        ],
        "Received": [
            "from ozlabs.org (localhost [127.0.0.1])\n\tby ozlabs.org (Postfix) with ESMTP id 47CB8DE265\n\tfor <patchwork-incoming@ozlabs.org>;\n\tSat, 20 Sep 2008 09:25:52 +1000 (EST)",
            "from xes-mad.com (xes-mad.com [216.165.139.214])\n\t(using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits))\n\t(Client did not present a certificate)\n\tby ozlabs.org (Postfix) with ESMTPS id 9E08ADDF20\n\tfor <linuxppc-dev@ozlabs.org>; Sat, 20 Sep 2008 09:25:41 +1000 (EST)",
            "from localhost.localdomain (natec.xes-mad.com [10.52.0.27])\n\tby xes-mad.com (8.13.8/8.13.8) with ESMTP id m8JNKSvH021756;\n\tFri, 19 Sep 2008 18:20:28 -0500"
        ],
        "From": "Nate Case <ncase@xes-inc.com>",
        "To": "Dave Jiang <djiang@mvista.com>",
        "Subject": "[PATCH v2] edac: mpc85xx: Add support for MPC8572",
        "Date": "Fri, 19 Sep 2008 18:20:28 -0500",
        "Message-Id": "<1221866428-20621-1-git-send-email-ncase@xes-inc.com>",
        "X-Mailer": "git-send-email 1.6.0.2",
        "X-Virus-Scanned": "ClamAV 0.90.2/4456/Tue Oct 2 10:11:59 2007 on\n\tmail.xes-mad.com",
        "X-Virus-Status": "Clean",
        "X-Spam-Status": "No, score=-9.4 required=5.0 tests=ALL_TRUSTED,BAYES_00,\n\tXES_TECH_CPU, XES_TECH_DRIVER,\n\tXES_TECH_LINUX autolearn=ham version=3.1.8",
        "X-Spam-Checker-Version": "SpamAssassin 3.1.8 (2007-02-13) on mail.xes-mad.com",
        "Cc": "linuxppc-dev@ozlabs.org, Andrew Kilkenny <akilkenny@xes-inc.com>,\n\tNate Case <ncase@xes-inc.com>",
        "X-BeenThere": "linuxppc-dev@ozlabs.org",
        "X-Mailman-Version": "2.1.11",
        "Precedence": "list",
        "List-Id": "Linux on PowerPC Developers Mail List <linuxppc-dev.ozlabs.org>",
        "List-Unsubscribe": "<https://ozlabs.org/mailman/options/linuxppc-dev>,\n\t<mailto:linuxppc-dev-request@ozlabs.org?subject=unsubscribe>",
        "List-Archive": "<http://ozlabs.org/pipermail/linuxppc-dev>",
        "List-Post": "<mailto:linuxppc-dev@ozlabs.org>",
        "List-Help": "<mailto:linuxppc-dev-request@ozlabs.org?subject=help>",
        "List-Subscribe": "<https://ozlabs.org/mailman/listinfo/linuxppc-dev>,\n\t<mailto:linuxppc-dev-request@ozlabs.org?subject=subscribe>",
        "MIME-Version": "1.0",
        "Content-Type": "text/plain; charset=\"us-ascii\"",
        "Content-Transfer-Encoding": "7bit",
        "Sender": "linuxppc-dev-bounces+patchwork-incoming=ozlabs.org@ozlabs.org",
        "Errors-To": "linuxppc-dev-bounces+patchwork-incoming=ozlabs.org@ozlabs.org"
    },
    "content": "From: Andrew Kilkenny <akilkenny@xes-inc.com>\n\nThis adds support for the dual-core MPC8572 processor.  We have\nto support making SPR changes on each core.  Also, since we can\nhave multiple memory controllers sharing an interrupt, flag the\ninterrupts with IRQF_SHARED.\n\nSigned-off-by: Andrew Kilkenny <akilkenny@xes-inc.com>\nSigned-off-by: Nate Case <ncase@xes-inc.com>",
    "diff": "diff --git a/drivers/edac/mpc85xx_edac.c b/drivers/edac/mpc85xx_edac.c\nindex 2265d9c..63bdc47 100644\n--- a/drivers/edac/mpc85xx_edac.c\n+++ b/drivers/edac/mpc85xx_edac.c\n@@ -17,6 +17,7 @@\n #include <linux/io.h>\n #include <linux/mod_devicetable.h>\n #include <linux/edac.h>\n+#include <linux/smp.h>\n \n #include <linux/of_platform.h>\n #include <linux/of_device.h>\n@@ -40,7 +41,7 @@ static u32 orig_pci_err_en;\n #endif\n \n static u32 orig_l2_err_disable;\n-static u32 orig_hid1;\n+static u32 orig_hid1[2];\n \n /************************ MC SYSFS parts ***********************************/\n \n@@ -647,6 +648,9 @@ static struct of_device_id mpc85xx_l2_err_of_match[] = {\n \t{\n \t .compatible = \"fsl,8568-l2-cache-controller\",\n \t },\n+\t{\n+\t .compatible = \"fsl,mpc8572-l2-cache-controller\",\n+\t },\n \t{},\n };\n \n@@ -912,7 +916,8 @@ static int __devinit mpc85xx_mc_err_probe(struct of_device *op,\n \t\t/* register interrupts */\n \t\tpdata->irq = irq_of_parse_and_map(op->node, 0);\n \t\tres = devm_request_irq(&op->dev, pdata->irq,\n-\t\t\t\t       mpc85xx_mc_isr, IRQF_DISABLED,\n+\t\t\t\t       mpc85xx_mc_isr,\n+\t\t\t\t       IRQF_DISABLED | IRQF_SHARED,\n \t\t\t\t       \"[EDAC] MC err\", mci);\n \t\tif (res < 0) {\n \t\t\tprintk(KERN_ERR \"%s: Unable to request irq %d for \"\n@@ -980,6 +985,9 @@ static struct of_device_id mpc85xx_mc_err_of_match[] = {\n \t{\n \t .compatible = \"fsl,8568-memory-controller\",\n \t },\n+\t{\n+\t .compatible = \"fsl,mpc8572-memory-controller\",\n+\t },\n \t{},\n };\n \n@@ -995,6 +1003,12 @@ static struct of_platform_driver mpc85xx_mc_err_driver = {\n \t\t   },\n };\n \n+static void __init mpc85xx_mc_clear_rfxe(void *data)\n+{\n+\torig_hid1[smp_processor_id()] = mfspr(SPRN_HID1);\n+\tmtspr(SPRN_HID1, (orig_hid1[smp_processor_id()] & ~0x20000));\n+}\n+\n static int __init mpc85xx_mc_init(void)\n {\n \tint res = 0;\n@@ -1031,8 +1045,7 @@ static int __init mpc85xx_mc_init(void)\n \t * so we can catch it\n \t */\n \tif (edac_op_state == EDAC_OPSTATE_INT) {\n-\t\torig_hid1 = mfspr(SPRN_HID1);\n-\t\tmtspr(SPRN_HID1, (orig_hid1 & ~0x20000));\n+\t\ton_each_cpu(mpc85xx_mc_clear_rfxe, NULL, 0);\n \t}\n \n \treturn 0;\n@@ -1040,9 +1053,14 @@ static int __init mpc85xx_mc_init(void)\n \n module_init(mpc85xx_mc_init);\n \n+static void __exit mpc85xx_mc_restore_hid1(void *data)\n+{\n+\tmtspr(SPRN_HID1, orig_hid1[smp_processor_id()]);\n+}\n+\n static void __exit mpc85xx_mc_exit(void)\n {\n-\tmtspr(SPRN_HID1, orig_hid1);\n+\ton_each_cpu(mpc85xx_mc_restore_hid1, NULL, 0);\n #ifdef CONFIG_PCI\n \tof_unregister_platform_driver(&mpc85xx_pci_err_driver);\n #endif\n",
    "prefixes": [
        "v2"
    ]
}