Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/476454/?format=api
{ "id": 476454, "url": "http://patchwork.ozlabs.org/api/patches/476454/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/patch/1432644564-24746-10-git-send-email-hanjun.guo@linaro.org/", "project": { "id": 28, "url": "http://patchwork.ozlabs.org/api/projects/28/?format=api", "name": "Linux PCI development", "link_name": "linux-pci", "list_id": "linux-pci.vger.kernel.org", "list_email": "linux-pci@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<1432644564-24746-10-git-send-email-hanjun.guo@linaro.org>", "list_archive_url": null, "date": "2015-05-26T12:49:22", "name": "[09/11] pci, acpi, mcfg: Share ACPI PCI config space accessors.", "commit_ref": null, "pull_url": null, "state": "changes-requested", "archived": false, "hash": "da03771ad0bc6bf0882d14a903f32b8baedc41a5", "submitter": { "id": 47236, "url": "http://patchwork.ozlabs.org/api/people/47236/?format=api", "name": "Hanjun Guo", "email": "hanjun.guo@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-pci/patch/1432644564-24746-10-git-send-email-hanjun.guo@linaro.org/mbox/", "series": [], "comments": "http://patchwork.ozlabs.org/api/patches/476454/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/476454/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<linux-pci-owner@vger.kernel.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@bilbo.ozlabs.org", "Received": [ "from vger.kernel.org (vger.kernel.org [209.132.180.67])\n\tby ozlabs.org (Postfix) with ESMTP id A72DA140129\n\tfor <incoming@patchwork.ozlabs.org>;\n\tTue, 26 May 2015 23:19:38 +1000 (AEST)", "(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n\tid S1752999AbbEZMxH (ORCPT <rfc822;incoming@patchwork.ozlabs.org>);\n\tTue, 26 May 2015 08:53:07 -0400", "from mail-pd0-f176.google.com ([209.85.192.176]:34027 \"EHLO\n\tmail-pd0-f176.google.com\" rhost-flags-OK-OK-OK-OK) by vger.kernel.org\n\twith ESMTP id S1753013AbbEZMxD (ORCPT\n\t<rfc822; linux-pci@vger.kernel.org>); Tue, 26 May 2015 08:53:03 -0400", "by pdbki1 with SMTP id ki1so48622485pdb.1\n\tfor <linux-pci@vger.kernel.org>; Tue, 26 May 2015 05:50:48 -0700 (PDT)", "from localhost ([180.150.153.56]) by mx.google.com with ESMTPSA id\n\tu8sm13054058pdj.46.2015.05.26.05.50.47\n\t(version=TLSv1.2 cipher=RC4-SHA bits=128/128);\n\tTue, 26 May 2015 05:50:47 -0700 (PDT)" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20130820;\n\th=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to\n\t:references;\n\tbh=Typx6iPnWL16A6mbIRB97zYnY4taarcAtuC6hMrlPBs=;\n\tb=P0lf3ikinPwmKw1HQu0nZeil4YL3/MlKBP85hBQlsli7X8SAiHjvKy7OM19yyN3LmA\n\tk2OvParRiGFhLxmvcVJlD8Xilu8CLCI3MD1ygUWOtZMPwf4/fFy6zYWIwCA0L4aevwAP\n\twQhOJ4ettnaId4wkszlfpXJ3s0U7IJccekQGKlj2z4Ki/Hg3ULNYz1mGDEpjviTwvBHQ\n\tHwIf6sgoFmOWrbMVARSztjdlg9VDQBHNiHqVsu+S1MEYBiUwQJN4U3OSY88Yi+qXNpxs\n\t/Fbzngs5OMCHl7bxlOn48RrUAnDiJPPI9k6OfWuERCzh7PFtQ9lz1zq8UNKNMLmawJtY\n\t8ziw==", "X-Gm-Message-State": "ALoCoQk3aYgQ+20OEFy7m9FMU3WdWPcZJw2Xz/RBJgnlPlv+2l7/2W7UI/Y0V1tsG2ReD4gZTygc", "X-Received": "by 10.70.43.225 with SMTP id z1mr48253591pdl.45.1432644648854;\n\tTue, 26 May 2015 05:50:48 -0700 (PDT)", "From": "Hanjun Guo <hanjun.guo@linaro.org>", "To": "Bjorn Helgaas <bhelgaas@google.com>, Arnd Bergmann <arnd@arndb.de>,\n\tCatalin Marinas <catalin.marinas@arm.com>,\n\tWill Deacon <will.deacon@arm.com>,\n\t\"Rafael J. Wysocki\" <rjw@rjwysocki.net>", "Cc": "Jiang Liu <jiang.liu@linux.intel.com>, Liviu Dudau <Liviu.Dudau@arm.com>,\n\tThomas Gleixner <tglx@linutronix.de>,\n\tYijing Wang <wangyijing@huawei.com>,\n\tLorenzo Pieralisi <Lorenzo.Pieralisi@arm.com>,\n\tTomasz Nowicki <tomasz.nowicki@linaro.org>,\n\tSuravee Suthikulpanit <Suravee.Suthikulpanit@amd.com>,\n\tMark Salter <msalter@redhat.com>, linux-pci@vger.kernel.org,\n\tlinux-arm-kernel@lists.infradead.org, linux-acpi@vger.kernel.org,\n\tlinux-kernel@vger.kernel.org, linaro-acpi@lists.linaro.org,\n\tHanjun Guo <hanjun.guo@linaro.org>", "Subject": "[PATCH 09/11] pci, acpi,\n\tmcfg: Share ACPI PCI config space accessors.", "Date": "Tue, 26 May 2015 20:49:22 +0800", "Message-Id": "<1432644564-24746-10-git-send-email-hanjun.guo@linaro.org>", "X-Mailer": "git-send-email 1.9.1", "In-Reply-To": "<1432644564-24746-1-git-send-email-hanjun.guo@linaro.org>", "References": "<1432644564-24746-1-git-send-email-hanjun.guo@linaro.org>", "Sender": "linux-pci-owner@vger.kernel.org", "Precedence": "bulk", "List-ID": "<linux-pci.vger.kernel.org>", "X-Mailing-List": "linux-pci@vger.kernel.org" }, "content": "From: Tomasz Nowicki <tomasz.nowicki@linaro.org>\n\nMCFG can be used perfectly for all architectures which support ACPI.\nACPI mandates MCFG to describe PCI config space ranges which means\nwe should use MMCONFIG accessors by default.\n\nSigned-off-by: Tomasz Nowicki <tomasz.nowicki@linaro.org>\nSigned-off-by: Hanjun Guo <hanjun.guo@linaro.org>\nTested-by: Suravee Suthikulpanit <Suravee.Suthikulpanit@amd.com>\n---\n drivers/acpi/mcfg.c | 20 ++++++++++++++++++++\n 1 file changed, 20 insertions(+)", "diff": "diff --git a/drivers/acpi/mcfg.c b/drivers/acpi/mcfg.c\nindex 745b83e..90c81fa 100644\n--- a/drivers/acpi/mcfg.c\n+++ b/drivers/acpi/mcfg.c\n@@ -12,6 +12,26 @@\n \n #define\tPREFIX\t\"MCFG: \"\n \n+/*\n+ * raw_pci_read/write - ACPI PCI config space accessors.\n+ *\n+ * ACPI spec defines MCFG table as the way we can describe access to PCI config\n+ * space, so let MCFG be default (__weak).\n+ *\n+ * If platform needs more fancy stuff, should provides its own implementation.\n+ */\n+int __weak raw_pci_read(unsigned int domain, unsigned int bus,\n+\t\t\tunsigned int devfn, int reg, int len, u32 *val)\n+{\n+\treturn pci_mmcfg_read(domain, bus, devfn, reg, len, val);\n+}\n+\n+int __weak raw_pci_write(unsigned int domain, unsigned int bus,\n+\t\t\t unsigned int devfn, int reg, int len, u32 val)\n+{\n+\treturn pci_mmcfg_write(domain, bus, devfn, reg, len, val);\n+}\n+\n int __init acpi_parse_mcfg(struct acpi_table_header *header)\n {\n \tstruct acpi_table_mcfg *mcfg;\n", "prefixes": [ "09/11" ] }