Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/418397/?format=api
{ "id": 418397, "url": "http://patchwork.ozlabs.org/api/patches/418397/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/patch/1417877217-21013-1-git-send-email-b18965@freescale.com/", "project": { "id": 18, "url": "http://patchwork.ozlabs.org/api/projects/18/?format=api", "name": "U-Boot", "link_name": "uboot", "list_id": "u-boot.lists.denx.de", "list_email": "u-boot@lists.denx.de", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<1417877217-21013-1-git-send-email-b18965@freescale.com>", "list_archive_url": null, "date": "2014-12-06T14:46:57", "name": "[U-Boot,v4,9/9] arm: ls102xa: Add NAND boot support for LS1021AQDS board", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": false, "hash": "386f39067996c29308e1598a6efa1e0e14ae40d4", "submitter": { "id": 13010, "url": "http://patchwork.ozlabs.org/api/people/13010/?format=api", "name": "Alison Wang", "email": "b18965@freescale.com" }, "delegate": { "id": 2666, "url": "http://patchwork.ozlabs.org/api/users/2666/?format=api", "username": "yorksun", "first_name": "York", "last_name": "Sun", "email": "yorksun@freescale.com" }, "mbox": "http://patchwork.ozlabs.org/project/uboot/patch/1417877217-21013-1-git-send-email-b18965@freescale.com/mbox/", "series": [], "comments": "http://patchwork.ozlabs.org/api/patches/418397/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/418397/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<u-boot-bounces@lists.denx.de>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@bilbo.ozlabs.org", "Received": [ "from theia.denx.de (theia.denx.de [85.214.87.163])\n\tby ozlabs.org (Postfix) with ESMTP id B82E91400DD\n\tfor <incoming@patchwork.ozlabs.org>;\n\tSun, 7 Dec 2014 01:48:44 +1100 (AEDT)", "from localhost (localhost [127.0.0.1])\n\tby theia.denx.de (Postfix) with ESMTP id 7E4844B622;\n\tSat, 6 Dec 2014 15:48:40 +0100 (CET)", "from theia.denx.de ([127.0.0.1])\n\tby localhost (theia.denx.de [127.0.0.1]) (amavisd-new, port 10024)\n\twith ESMTP id SijfX4WzFnqM; Sat, 6 Dec 2014 15:48:39 +0100 (CET)", "from theia.denx.de (localhost [127.0.0.1])\n\tby theia.denx.de (Postfix) with ESMTP id A2A994B61C;\n\tSat, 6 Dec 2014 15:48:39 +0100 (CET)", "from localhost (localhost [127.0.0.1])\n\tby theia.denx.de (Postfix) with ESMTP id A993F4B61C\n\tfor <u-boot@lists.denx.de>; Sat, 6 Dec 2014 15:48:34 +0100 (CET)", "from theia.denx.de ([127.0.0.1])\n\tby localhost (theia.denx.de [127.0.0.1]) (amavisd-new, port 10024)\n\twith ESMTP id xhyKkemVfmMO for <u-boot@lists.denx.de>;\n\tSat, 6 Dec 2014 15:48:34 +0100 (CET)", "from na01-bn1-obe.outbound.protection.outlook.com\n\t(mail-bn1bon0135.outbound.protection.outlook.com [157.56.111.135])\n\tby theia.denx.de (Postfix) with ESMTPS id 135364B61A\n\tfor <u-boot@lists.denx.de>; Sat, 6 Dec 2014 15:48:29 +0100 (CET)", "from BL2PR03MB148.namprd03.prod.outlook.com (10.255.230.27) by\n\tBL2PR03MB401.namprd03.prod.outlook.com (10.141.91.145) with Microsoft\n\tSMTP Server (TLS) id 15.1.31.17; Sat, 6 Dec 2014 14:48:27 +0000", "from DM2PR03CA0051.namprd03.prod.outlook.com (10.141.96.50) by\n\tBL2PR03MB148.namprd03.prod.outlook.com (10.255.230.27) with Microsoft\n\tSMTP Server (TLS) id 15.1.26.15; Sat, 6 Dec 2014 14:48:25 +0000", "from BN1AFFO11FD019.protection.gbl (2a01:111:f400:7c10::132) by\n\tDM2PR03CA0051.outlook.office365.com (2a01:111:e400:2428::50) with\n\tMicrosoft SMTP Server (TLS) id 15.1.31.17 via Frontend Transport;\n\tSat, 6 Dec 2014 14:48:24 +0000", "from tx30smr01.am.freescale.net (192.88.168.50) by\n\tBN1AFFO11FD019.mail.protection.outlook.com (10.58.52.79) with\n\tMicrosoft SMTP Server (TLS) id 15.1.26.17 via Frontend Transport;\n\tSat, 6 Dec 2014 14:48:24 +0000", "from titan.ap.freescale.net ([10.192.208.233])\n\tby tx30smr01.am.freescale.net (8.14.3/8.14.0) with ESMTP id\n\tsB6EmKUv025405; Sat, 6 Dec 2014 07:48:22 -0700" ], "X-policyd-weight": "NOT_IN_SBL_XBL_SPAMHAUS=-1.5 NOT_IN_SPAMCOP=-1.5\n\tNOT_IN_BL_NJABL=-1.5 (only DNSBL check requested)", "From": "Alison Wang <b18965@freescale.com>", "To": "<yorksun@freescale.com>, <u-boot@lists.denx.de>,\n\t<jason.jin@freescale.com>", "Date": "Sat, 6 Dec 2014 22:46:57 +0800", "Message-ID": "<1417877217-21013-1-git-send-email-b18965@freescale.com>", "X-Mailer": "git-send-email 2.1.0.27.g96db324", "X-EOPAttributedMessage": "0", "X-Forefront-Antispam-Report": "CIP:192.88.168.50; CTRY:US; IPV:NLI; EFV:NLI;\n\tSFV:NSPM;\n\tSFS:(10019020)(6009001)(189002)(199003)(33646002)(19580395003)(6806004)(64706001)(19580405001)(99396003)(68736005)(31966008)(2201001)(87936001)(92566001)(575784001)(89996001)(47776003)(450100001)(120916001)(20776003)(62966003)(50986999)(105606002)(104016003)(229853001)(107886001)(107046002)(97736003)(77096005)(106466001)(77156002)(84676001)(4396001)(50226001)(21056001)(48376002)(50466002)(46102003)(36756003)(42262002);\n\tDIR:OUT; SFP:1102; SCL:1; SRVR:BL2PR03MB148;\n\tH:tx30smr01.am.freescale.net; FPR:; SPF:Fail; MLV:sfv;\n\tPTR:InfoDomainNonexistent; MX:1; A:1; LANG:en; ", "MIME-Version": "1.0", "X-Microsoft-Antispam": [ "UriScan:;UriScan:;", "BCL:0;PCL:0;RULEID:;SRVR:BL2PR03MB148;", "BCL:0;PCL:0;RULEID:;SRVR:BL2PR03MB401;" ], "X-Exchange-Antispam-Report-Test": "UriScan:;", "X-Exchange-Antispam-Report-CFA-Test": [ "BCL:0; PCL:0; RULEID:(602002);\n\tSRVR:BL2PR03MB148; ", "BCL:0;PCL:0;RULEID:;SRVR:BL2PR03MB148;" ], "X-Forefront-PRVS": "0417A3FFD2", "Received-SPF": "Fail (protection.outlook.com: domain of freescale.com does not\n\tdesignate 192.88.168.50 as permitted sender)\n\treceiver=protection.outlook.com; \n\tclient-ip=192.88.168.50; helo=tx30smr01.am.freescale.net;", "Authentication-Results": "spf=fail (sender IP is 192.88.168.50)\n\tsmtp.mailfrom=alison.wang@freescale.com; ", "X-OriginatorOrg": "freescale.com", "Subject": "[U-Boot] [PATCH v4 9/9] arm: ls102xa: Add NAND boot support for\n\tLS1021AQDS board", "X-BeenThere": "u-boot@lists.denx.de", "X-Mailman-Version": "2.1.13", "Precedence": "list", "List-Id": "U-Boot discussion <u-boot.lists.denx.de>", "List-Unsubscribe": "<http://lists.denx.de/mailman/options/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=unsubscribe>", "List-Archive": "<http://lists.denx.de/pipermail/u-boot>", "List-Post": "<mailto:u-boot@lists.denx.de>", "List-Help": "<mailto:u-boot-request@lists.denx.de?subject=help>", "List-Subscribe": "<http://lists.denx.de/mailman/listinfo/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=subscribe>", "Content-Type": "text/plain; charset=\"us-ascii\"", "Content-Transfer-Encoding": "7bit", "Sender": "u-boot-bounces@lists.denx.de", "Errors-To": "u-boot-bounces@lists.denx.de" }, "content": "This patch adds NAND boot support for LS1021AQDS board. SPL\nframework is used. PBL initialize the internal RAM and copy\nSPL to it, then SPL initialize DDR using SPD and copy u-boot\nfrom NAND flash to DDR, finally SPL transfer control to u-boot.\n\nSigned-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>\nSigned-off-by: Alison Wang <alison.wang@freescale.com>\n---\nChange log:\n v4: Use some defines instead of the magic numbers.\n v3: New file.\n\n arch/arm/include/asm/arch-ls102xa/config.h | 1 +\n arch/arm/include/asm/arch-ls102xa/immap_ls102xa.h | 5 ++\n board/freescale/ls1021aqds/MAINTAINERS | 1 +\n board/freescale/ls1021aqds/ls1021aqds.c | 16 +++++\n board/freescale/ls1021aqds/ls102xa_rcw_nand.cfg | 7 +++\n configs/ls1021aqds_nand_defconfig | 4 ++\n drivers/mtd/nand/fsl_ifc_spl.c | 10 ++++\n include/configs/ls1021aqds.h | 72 +++++++++++++++++++++++\n 8 files changed, 116 insertions(+)\n create mode 100644 board/freescale/ls1021aqds/ls102xa_rcw_nand.cfg\n create mode 100644 configs/ls1021aqds_nand_defconfig", "diff": "diff --git a/arch/arm/include/asm/arch-ls102xa/config.h b/arch/arm/include/asm/arch-ls102xa/config.h\nindex ba86eea..8318c91 100644\n--- a/arch/arm/include/asm/arch-ls102xa/config.h\n+++ b/arch/arm/include/asm/arch-ls102xa/config.h\n@@ -13,6 +13,7 @@\n #define OCRAM_SIZE\t\t\t\t0x00020000\n \n #define CONFIG_SYS_IMMR\t\t\t\t0x01000000\n+#define CONFIG_SYS_DCSRBAR\t\t\t0x20200000\n \n #define CONFIG_SYS_FSL_DDR_ADDR\t\t\t(CONFIG_SYS_IMMR + 0x00080000)\n #define CONFIG_SYS_CCI400_ADDR\t\t\t(CONFIG_SYS_IMMR + 0x00180000)\ndiff --git a/arch/arm/include/asm/arch-ls102xa/immap_ls102xa.h b/arch/arm/include/asm/arch-ls102xa/immap_ls102xa.h\nindex b0c267c..3af63f8 100644\n--- a/arch/arm/include/asm/arch-ls102xa/immap_ls102xa.h\n+++ b/arch/arm/include/asm/arch-ls102xa/immap_ls102xa.h\n@@ -29,6 +29,11 @@\n #define ARCH_TIMER_CTRL_ENABLE\t\t(1 << 0)\n #define SYS_COUNTER_CTRL_ENABLE\t\t(1 << 24)\n \n+#define DCFG_CCSR_PORSR1_RCW_MASK\t0xff800000\n+#define DCFG_CCSR_PORSR1_RCW_SRC_I2C\t0x24800000\n+\n+#define DCFG_DCSR_PORCR1\t\t0x20000\n+\n struct sys_info {\n \tunsigned long freq_processor[CONFIG_MAX_CPUS];\n \tunsigned long freq_systembus;\ndiff --git a/board/freescale/ls1021aqds/MAINTAINERS b/board/freescale/ls1021aqds/MAINTAINERS\nindex 962176b..b7d85dc 100644\n--- a/board/freescale/ls1021aqds/MAINTAINERS\n+++ b/board/freescale/ls1021aqds/MAINTAINERS\n@@ -7,3 +7,4 @@ F:\tconfigs/ls1021aqds_nor_defconfig\n F:\tconfigs/ls1021aqds_ddr4_nor_defconfig\n F:\tconfigs/ls1021aqds_nor_SECURE_BOOT_defconfig\n F:\tconfigs/ls1021aqds_sdcard_defconfig\n+F:\tconfigs/ls1021aqds_nand_defconfig\ndiff --git a/board/freescale/ls1021aqds/ls1021aqds.c b/board/freescale/ls1021aqds/ls1021aqds.c\nindex bb1ec72..a8e6276 100644\n--- a/board/freescale/ls1021aqds/ls1021aqds.c\n+++ b/board/freescale/ls1021aqds/ls1021aqds.c\n@@ -172,6 +172,22 @@ void board_init_f(ulong dummy)\n {\n \tstruct ccsr_cci400 *cci = (struct ccsr_cci400 *)CONFIG_SYS_CCI400_ADDR;\n \n+#ifdef CONFIG_NAND_BOOT\n+\tstruct ccsr_gur __iomem *gur = (void *)CONFIG_SYS_FSL_GUTS_ADDR;\n+\tu32 porsr1, pinctl;\n+\n+\t/*\n+\t * There is LS1 SoC issue where NOR, FPGA are inaccessible during\n+\t * NAND boot because IFC signals > IFC_AD7 are not enabled.\n+\t * This workaround changes RCW source to make all signals enabled.\n+\t */\n+\tporsr1 = in_be32(&gur->porsr1);\n+\tpinctl = ((porsr1 & ~(DCFG_CCSR_PORSR1_RCW_MASK)) |\n+\t\t DCFG_CCSR_PORSR1_RCW_SRC_I2C);\n+\tout_be32((unsigned int *)(CONFIG_SYS_DCSRBAR + DCFG_DCSR_PORCR1),\n+\t\t pinctl);\n+#endif\n+\n \t/* Set global data pointer */\n \tgd = &gdata;\n \ndiff --git a/board/freescale/ls1021aqds/ls102xa_rcw_nand.cfg b/board/freescale/ls1021aqds/ls102xa_rcw_nand.cfg\nnew file mode 100644\nindex 0000000..222c71d\n--- /dev/null\n+++ b/board/freescale/ls1021aqds/ls102xa_rcw_nand.cfg\n@@ -0,0 +1,7 @@\n+#PBL preamble and RCW header\n+aa55aa55 01ee0100\n+# serdes protocol\n+0608000a 00000000 00000000 00000000\n+60000000 00407900 e0106a00 21046000\n+00000000 00000000 00000000 00038000\n+00000000 001b7200 00000000 00000000\ndiff --git a/configs/ls1021aqds_nand_defconfig b/configs/ls1021aqds_nand_defconfig\nnew file mode 100644\nindex 0000000..dad5274\n--- /dev/null\n+++ b/configs/ls1021aqds_nand_defconfig\n@@ -0,0 +1,4 @@\n+CONFIG_SPL=y\n+CONFIG_SYS_EXTRA_OPTIONS=\"RAMBOOT_PBL,SPL_FSL_PBL,NAND_BOOT\"\n++S:CONFIG_ARM=y\n++S:CONFIG_TARGET_LS1021AQDS=y\ndiff --git a/drivers/mtd/nand/fsl_ifc_spl.c b/drivers/mtd/nand/fsl_ifc_spl.c\nindex e336cb1..fb827c5 100644\n--- a/drivers/mtd/nand/fsl_ifc_spl.c\n+++ b/drivers/mtd/nand/fsl_ifc_spl.c\n@@ -254,3 +254,13 @@ void nand_boot(void)\n \tuboot = (void *)CONFIG_SYS_NAND_U_BOOT_START;\n \tuboot();\n }\n+\n+#ifndef CONFIG_SPL_NAND_INIT\n+void nand_init(void)\n+{\n+}\n+\n+void nand_deselect(void)\n+{\n+}\n+#endif\ndiff --git a/include/configs/ls1021aqds.h b/include/configs/ls1021aqds.h\nindex 1dbaf30..e65935e 100644\n--- a/include/configs/ls1021aqds.h\n+++ b/include/configs/ls1021aqds.h\n@@ -73,6 +73,39 @@ unsigned long get_board_ddr_clk(void);\n #define CONFIG_SYS_MONITOR_LEN\t\t0x80000\n #endif\n \n+#ifdef CONFIG_NAND_BOOT\n+#define CONFIG_SYS_FSL_PBL_RCW\tboard/freescale/ls1021aqds/ls102xa_rcw_nand.cfg\n+#define CONFIG_SPL_FRAMEWORK\n+#define CONFIG_SPL_LDSCRIPT\t\"arch/$(ARCH)/cpu/u-boot-spl.lds\"\n+#define CONFIG_SPL_LIBCOMMON_SUPPORT\n+#define CONFIG_SPL_LIBGENERIC_SUPPORT\n+#define CONFIG_SPL_ENV_SUPPORT\n+#define CONFIG_SPL_MPC8XXX_INIT_DDR_SUPPORT\n+#define CONFIG_SPL_I2C_SUPPORT\n+#define CONFIG_SPL_WATCHDOG_SUPPORT\n+#define CONFIG_SPL_SERIAL_SUPPORT\n+#define CONFIG_SPL_NAND_SUPPORT\n+#define CONFIG_SPL_DRIVERS_MISC_SUPPORT\n+\n+#define CONFIG_SPL_TEXT_BASE\t\t0x10000000\n+#define CONFIG_SPL_MAX_SIZE\t\t0x1a000\n+#define CONFIG_SPL_STACK\t\t0x1001d000\n+#define CONFIG_SPL_PAD_TO\t\t0x1c000\n+#define CONFIG_SYS_TEXT_BASE\t\t0x82000000\n+\n+#define CONFIG_SYS_NAND_U_BOOT_SIZE\t(400 << 10)\n+#define CONFIG_SYS_NAND_U_BOOT_OFFS\tCONFIG_SPL_PAD_TO\n+#define CONFIG_SYS_NAND_PAGE_SIZE\t2048\n+#define CONFIG_SYS_NAND_U_BOOT_DST\tCONFIG_SYS_TEXT_BASE\n+#define CONFIG_SYS_NAND_U_BOOT_START\tCONFIG_SYS_TEXT_BASE\n+\n+#define CONFIG_SYS_SPL_MALLOC_START\t0x80200000\n+#define CONFIG_SYS_SPL_MALLOC_SIZE\t0x100000\n+#define CONFIG_SPL_BSS_START_ADDR\t0x80100000\n+#define CONFIG_SPL_BSS_MAX_SIZE\t\t0x80000\n+#define CONFIG_SYS_MONITOR_LEN\t\t0x80000\n+#endif\n+\n #ifndef CONFIG_SYS_TEXT_BASE\n #define CONFIG_SYS_TEXT_BASE\t\t0x67f80000\n #endif\n@@ -247,6 +280,40 @@ unsigned long get_board_ddr_clk(void);\n #define CONFIG_SYS_FPGA_FTIM3\t\t0x0\n #endif\n \n+#if defined(CONFIG_NAND_BOOT)\n+#define CONFIG_SYS_CSPR0_EXT\t\tCONFIG_SYS_NAND_CSPR_EXT\n+#define CONFIG_SYS_CSPR0\t\tCONFIG_SYS_NAND_CSPR\n+#define CONFIG_SYS_AMASK0\t\tCONFIG_SYS_NAND_AMASK\n+#define CONFIG_SYS_CSOR0\t\tCONFIG_SYS_NAND_CSOR\n+#define CONFIG_SYS_CS0_FTIM0\t\tCONFIG_SYS_NAND_FTIM0\n+#define CONFIG_SYS_CS0_FTIM1\t\tCONFIG_SYS_NAND_FTIM1\n+#define CONFIG_SYS_CS0_FTIM2\t\tCONFIG_SYS_NAND_FTIM2\n+#define CONFIG_SYS_CS0_FTIM3\t\tCONFIG_SYS_NAND_FTIM3\n+#define CONFIG_SYS_CSPR1_EXT\t\tCONFIG_SYS_NOR0_CSPR_EXT\n+#define CONFIG_SYS_CSPR1\t\tCONFIG_SYS_NOR0_CSPR\n+#define CONFIG_SYS_AMASK1\t\tCONFIG_SYS_NOR_AMASK\n+#define CONFIG_SYS_CSOR1\t\tCONFIG_SYS_NOR_CSOR\n+#define CONFIG_SYS_CS1_FTIM0\t\tCONFIG_SYS_NOR_FTIM0\n+#define CONFIG_SYS_CS1_FTIM1\t\tCONFIG_SYS_NOR_FTIM1\n+#define CONFIG_SYS_CS1_FTIM2\t\tCONFIG_SYS_NOR_FTIM2\n+#define CONFIG_SYS_CS1_FTIM3\t\tCONFIG_SYS_NOR_FTIM3\n+#define CONFIG_SYS_CSPR2_EXT\t\tCONFIG_SYS_NOR1_CSPR_EXT\n+#define CONFIG_SYS_CSPR2\t\tCONFIG_SYS_NOR1_CSPR\n+#define CONFIG_SYS_AMASK2\t\tCONFIG_SYS_NOR_AMASK\n+#define CONFIG_SYS_CSOR2\t\tCONFIG_SYS_NOR_CSOR\n+#define CONFIG_SYS_CS2_FTIM0\t\tCONFIG_SYS_NOR_FTIM0\n+#define CONFIG_SYS_CS2_FTIM1\t\tCONFIG_SYS_NOR_FTIM1\n+#define CONFIG_SYS_CS2_FTIM2\t\tCONFIG_SYS_NOR_FTIM2\n+#define CONFIG_SYS_CS2_FTIM3\t\tCONFIG_SYS_NOR_FTIM3\n+#define CONFIG_SYS_CSPR3_EXT\t\tCONFIG_SYS_FPGA_CSPR_EXT\n+#define CONFIG_SYS_CSPR3\t\tCONFIG_SYS_FPGA_CSPR\n+#define CONFIG_SYS_AMASK3\t\tCONFIG_SYS_FPGA_AMASK\n+#define CONFIG_SYS_CSOR3\t\tCONFIG_SYS_FPGA_CSOR\n+#define CONFIG_SYS_CS3_FTIM0\t\tCONFIG_SYS_FPGA_FTIM0\n+#define CONFIG_SYS_CS3_FTIM1\t\tCONFIG_SYS_FPGA_FTIM1\n+#define CONFIG_SYS_CS3_FTIM2\t\tCONFIG_SYS_FPGA_FTIM2\n+#define CONFIG_SYS_CS3_FTIM3\t\tCONFIG_SYS_FPGA_FTIM3\n+#else\n #define CONFIG_SYS_CSPR0_EXT\t\tCONFIG_SYS_NOR0_CSPR_EXT\n #define CONFIG_SYS_CSPR0\t\tCONFIG_SYS_NOR0_CSPR\n #define CONFIG_SYS_AMASK0\t\tCONFIG_SYS_NOR_AMASK\n@@ -279,6 +346,7 @@ unsigned long get_board_ddr_clk(void);\n #define CONFIG_SYS_CS3_FTIM1\t\tCONFIG_SYS_FPGA_FTIM1\n #define CONFIG_SYS_CS3_FTIM2\t\tCONFIG_SYS_FPGA_FTIM2\n #define CONFIG_SYS_CS3_FTIM3\t\tCONFIG_SYS_FPGA_FTIM3\n+#endif\n \n /*\n * Serial Port\n@@ -446,6 +514,10 @@ unsigned long get_board_ddr_clk(void);\n #define CONFIG_ENV_IS_IN_MMC\n #define CONFIG_SYS_MMC_ENV_DEV\t\t0\n #define CONFIG_ENV_SIZE\t\t\t0x2000\n+#elif defined(CONFIG_NAND_BOOT)\n+#define CONFIG_ENV_IS_IN_NAND\n+#define CONFIG_ENV_SIZE\t\t\t0x2000\n+#define CONFIG_ENV_OFFSET\t\t(10 * CONFIG_SYS_NAND_BLOCK_SIZE)\n #else\n #define CONFIG_ENV_IS_IN_FLASH\n #define CONFIG_ENV_ADDR\t\t(CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE)\n", "prefixes": [ "U-Boot", "v4", "9/9" ] }