Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2230875/?format=api
{ "id": 2230875, "url": "http://patchwork.ozlabs.org/api/patches/2230875/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430071315.354333-15-zhenzhong.duan@intel.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260430071315.354333-15-zhenzhong.duan@intel.com>", "list_archive_url": null, "date": "2026-04-30T07:13:10", "name": "[v4,14/15] intel_iommu_accel: Add pasid bits size check", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "da795dbc0966595dd77cfbca90faddadc7785654", "submitter": { "id": 81636, "url": "http://patchwork.ozlabs.org/api/people/81636/?format=api", "name": "Duan, Zhenzhong", "email": "zhenzhong.duan@intel.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430071315.354333-15-zhenzhong.duan@intel.com/mbox/", "series": [ { "id": 502222, "url": "http://patchwork.ozlabs.org/api/series/502222/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=502222", "date": "2026-04-30T07:12:57", "name": "intel_iommu: Enable PASID support for passthrough device", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/502222/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2230875/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2230875/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=Khn6M+rR;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5lnD71r9z1yHZ\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 17:15:28 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wILbe-0005sS-U9; Thu, 30 Apr 2026 03:14:43 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <zhenzhong.duan@intel.com>)\n id 1wILbP-0005O7-Ll\n for qemu-devel@nongnu.org; Thu, 30 Apr 2026 03:14:27 -0400", "from mgamail.intel.com ([192.198.163.13])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <zhenzhong.duan@intel.com>)\n id 1wILbM-0008U6-PK\n for qemu-devel@nongnu.org; Thu, 30 Apr 2026 03:14:26 -0400", "from orviesa007.jf.intel.com ([10.64.159.147])\n by fmvoesa107.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 30 Apr 2026 00:14:23 -0700", "from unknown (HELO gnr-sp-2s-612.sh.intel.com) ([10.112.230.229])\n by orviesa007-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 30 Apr 2026 00:14:20 -0700" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1777533265; x=1809069265;\n h=from:to:cc:subject:date:message-id:in-reply-to:\n references:mime-version:content-transfer-encoding;\n bh=dGH7AKNPye7pa21NQqS6gyCl3SsbmtcntGG+WP23ozw=;\n b=Khn6M+rR8Xko+CQYx2egD53409mIanjwLI3Z91K9UrYtktM40XGQlDAC\n ZliZhNTbf7Jnvz39UFUapzpQtuxiHfMHCn9worRzx4TcN8UhqvDLcdNCL\n bO6OtlOc5ksyIJ15SabFQPUHLuWdZIo4uf1oATebFK3WfXP6saKvJqSKA\n Y1HOBLmsN1+AD6FJMaWMJ8MOn0tBn9Nwdv0HrPcZaHAyv9fq2lTet1qcD\n ow80s/B5U59DWFO0NdzrQ32AGrN2+X9DxZ9ng9cLkFV2UxBZJpfmmw2wz\n FZneEeucROyqnNJD3A5284St8nO8wbL+Kw3IPrIURby6dELfRhqL+Xysi A==;", "X-CSE-ConnectionGUID": [ "DJM0tWwxRu2SpWyFF4k7EQ==", "URWdG8X0Rc6ikFSQcCI5EQ==" ], "X-CSE-MsgGUID": [ "pc0vWTCmTwSCPCvsnIGnOQ==", "XiOcXqVARKanLgSTiKaJZQ==" ], "X-IronPort-AV": [ "E=McAfee;i=\"6800,10657,11771\"; a=\"81051682\"", "E=Sophos;i=\"6.23,207,1770624000\"; d=\"scan'208\";a=\"81051682\"", "E=Sophos;i=\"6.23,207,1770624000\"; d=\"scan'208\";a=\"234771602\"" ], "X-ExtLoop1": "1", "From": "Zhenzhong Duan <zhenzhong.duan@intel.com>", "To": "qemu-devel@nongnu.org", "Cc": "alex@shazbot.org, clg@redhat.com, eric.auger@redhat.com, mst@redhat.com,\n jasowang@redhat.com, jgg@nvidia.com, nicolinc@nvidia.com,\n skolothumtho@nvidia.com, joao.m.martins@oracle.com,\n clement.mathieu--drif@bull.com, kevin.tian@intel.com, yi.l.liu@intel.com,\n xudong.hao@intel.com, Zhenzhong Duan <zhenzhong.duan@intel.com>", "Subject": "[PATCH v4 14/15] intel_iommu_accel: Add pasid bits size check", "Date": "Thu, 30 Apr 2026 03:13:10 -0400", "Message-ID": "<20260430071315.354333-15-zhenzhong.duan@intel.com>", "X-Mailer": "git-send-email 2.47.3", "In-Reply-To": "<20260430071315.354333-1-zhenzhong.duan@intel.com>", "References": "<20260430071315.354333-1-zhenzhong.duan@intel.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=192.198.163.13;\n envelope-from=zhenzhong.duan@intel.com; helo=mgamail.intel.com", "X-Spam_score_int": "-43", "X-Spam_score": "-4.4", "X-Spam_bar": "----", "X-Spam_report": "(-4.4 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.001,\n DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "If pasid bits size is bigger than host side, host could fail to emulate\nall bindings in guest. Add a check to fail device plug early.\n\nSigned-off-by: Zhenzhong Duan <zhenzhong.duan@intel.com>\nTested-by: Xudong Hao <xudong.hao@intel.com>\nReviewed-by: Clement Mathieu--Drif <clement.mathieu--drif@bull.com>\n---\n hw/i386/intel_iommu_internal.h | 1 +\n hw/i386/intel_iommu_accel.c | 8 ++++++++\n 2 files changed, 9 insertions(+)", "diff": "diff --git a/hw/i386/intel_iommu_internal.h b/hw/i386/intel_iommu_internal.h\nindex 2c716c5297..519af3fa90 100644\n--- a/hw/i386/intel_iommu_internal.h\n+++ b/hw/i386/intel_iommu_internal.h\n@@ -196,6 +196,7 @@\n #define VTD_ECAP_SRS (1ULL << 31)\n #define VTD_ECAP_NWFS (1ULL << 33)\n #define VTD_ECAP_SET_PSS(x, v) ((x)->ecap = deposit64((x)->ecap, 35, 5, v))\n+#define VTD_ECAP_GET_PSS(ecap) extract64(ecap, 35, 5)\n #define VTD_ECAP_PASID (1ULL << 40)\n #define VTD_ECAP_PDS (1ULL << 42)\n #define VTD_ECAP_SMTS (1ULL << 43)\ndiff --git a/hw/i386/intel_iommu_accel.c b/hw/i386/intel_iommu_accel.c\nindex 6377db1fb9..32e2c4633f 100644\n--- a/hw/i386/intel_iommu_accel.c\n+++ b/hw/i386/intel_iommu_accel.c\n@@ -44,6 +44,7 @@ bool vtd_check_hiod_accel(IntelIOMMUState *s, VTDHostIOMMUDevice *vtd_hiod,\n HostIOMMUDevice *hiod = vtd_hiod->hiod;\n struct HostIOMMUDeviceCaps *caps = &hiod->caps;\n struct iommu_hw_info_vtd *vtd = &caps->vendor_caps.vtd;\n+ uint8_t hpasid = VTD_ECAP_GET_PSS(vtd->ecap_reg) + 1;\n PCIBus *bus = vtd_hiod->bus;\n PCIDevice *pdev = bus->devices[vtd_hiod->devfn];\n \n@@ -64,6 +65,13 @@ bool vtd_check_hiod_accel(IntelIOMMUState *s, VTDHostIOMMUDevice *vtd_hiod,\n return false;\n }\n \n+ /* Only do the check when host device support PASIDs */\n+ if (caps->max_pasid_log2 && s->pasid > hpasid) {\n+ error_setg(errp, \"PASID bits size %d > host IOMMU PASID bits size %d\",\n+ s->pasid, hpasid);\n+ return false;\n+ }\n+\n if (pci_device_get_iommu_bus_devfn(pdev, &bus, NULL, NULL)) {\n error_setg(errp, \"Host device downstream to a PCI bridge is \"\n \"unsupported when x-flts=on\");\n", "prefixes": [ "v4", "14/15" ] }