Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2230689/?format=api
{ "id": 2230689, "url": "http://patchwork.ozlabs.org/api/patches/2230689/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430000524.56046-34-richard.henderson@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260430000524.56046-34-richard.henderson@linaro.org>", "list_archive_url": null, "date": "2026-04-30T00:05:16", "name": "[v2,33/40] target/s390x: Move float{32, 64}_s390_divide_to_integer", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "503908d7432abdc722e19f344aaceec5e7e98998", "submitter": { "id": 72104, "url": "http://patchwork.ozlabs.org/api/people/72104/?format=api", "name": "Richard Henderson", "email": "richard.henderson@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430000524.56046-34-richard.henderson@linaro.org/mbox/", "series": [ { "id": 502170, "url": "http://patchwork.ozlabs.org/api/series/502170/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=502170", "date": "2026-04-30T00:04:48", "name": "fpu: Export some internals for targets", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/502170/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2230689/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2230689/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=PSkC2xpq;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5ZKY5ZwTz1yHZ\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 10:09:21 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wIEwS-0002Io-Uo; Wed, 29 Apr 2026 20:07:45 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wIEvc-0008Ef-1l\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 20:06:57 -0400", "from mail-pg1-x535.google.com ([2607:f8b0:4864:20::535])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wIEvV-0001xC-GK\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 20:06:50 -0400", "by mail-pg1-x535.google.com with SMTP id\n 41be03b00d2f7-c7971d0d97dso186351a12.1\n for <qemu-devel@nongnu.org>; Wed, 29 Apr 2026 17:06:45 -0700 (PDT)", "from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d2e1a72fcca58-834ed7ef7a8sm2928667b3a.47.2026.04.29.17.06.41\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 29 Apr 2026 17:06:43 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777507604; x=1778112404; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=VNoSao8mxUI5+eIIapVT69aseUiKGoAeSCwJD9oh3j4=;\n b=PSkC2xpqFzWWQOdhwP9OiGR2D7KJXLAUaGwYgJe3qVrtYHAk1CrAqAu3ZIE9rVIe++\n bX5GU55d0BSWB0hsTTP0Z+X9ZP73exlPMcUbKF5fkNl8V6Ac8BOlpXiffwnuoFuaNWvU\n esYGowa4oEhAei2pNNFKZOnHzDah97q4YRg1ha03SNyI3Da9CmM444bQ64xo0NUZxV89\n HG9buf/aO8/UAtCEZAmqn9zqfQieoCoNmjk1BAL8dZPwF0sZF/zn/hWDxBad/muLSZcD\n krhPe+OqR0Jh+emYhcvVh4A46B7mAnRlClih4xV/saFeG9KMKElPqc2BHspwl5w+zz1l\n no3Q==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777507604; x=1778112404;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=VNoSao8mxUI5+eIIapVT69aseUiKGoAeSCwJD9oh3j4=;\n b=LEyrG6UApjqd8p5MlSVWmaRRoK8b8uadbKv/YXIdINGGxfCDlD95/vi07E/AMyzR8O\n 7dmg6GivJtp8dv9leZPyFShfd0fy2Qo/edQHhX5WtSwlt55QJS+l+YjcKg+EtRnwLFB6\n EOaX5yFaQUOqGjio+Os52oKfZEcrLTIgluDwz2xssDrjDjEHhU4OaICAwe0wgXwPJQ3u\n XaqixPvRc8c9uHrkLJeva4KYmsTke2ZcbrdzWFE57sOA6OY13wy00jQ02FC30Wy6kKV5\n GDRXS/Fo/eRtexdoFAwRcw0qtlJW4nMjPBIu8jbJG2yFydpGyROqJJ5u1sndocgF3MzF\n I+9w==", "X-Gm-Message-State": "AOJu0YwxoTrZEW7eLKAmm75Q+1Cp8a9NBBODPzz9Uu1GlkHM59+k/d+e\n nZNHGORrX8vZvSGIvfoU5DdqNBjztllrXaxzRQJLiNsKp/+kLaTCCPxS65Pv9cB7og/ERV4yQn5\n Oa0Wf4RE=", "X-Gm-Gg": "AeBDievTS4dkBzsvyooenkCfkn0+rWqr5x9UtMxcpV0SBf0aEtbuFHu/0ViNvI5Rp3N\n AZ0bf7f0CkbMf07WRT0NnBnoee7/XKS4iMv9UfzTer4tfv9+HTvet/ZY0iuOAHVJNlPfSR1D/3Y\n OsNcJIEIeKsl+lSKfm1jdnhL8KfGB9MQPpOjNqMo2d5xXwLyPaoJjTHWziTGkRdoMErghG77Bet\n r07KHhOB9b3n2YKlfwHcbmuU/M+eg1EZ3d5HMXn8+/JT+4lJYelo9H6E2LpylwoXyYvPlWoVnHJ\n dDjpjlLu+r2lhgjHOcqtZ3zVCXVs46r48DsC6TbMY4msExbob871WaHXn3YDiuHX40s4ooBIeHr\n j2LFdfdOhpNcu+2rXKHDEDIkMy/bLjkmGCpRoNnHVVe/P58JLvuXX6j228WKDPCU9fUJFg3cvpg\n obhpnaZXTz0FAjoyMhIHLvwybSkgrxLTNVXE+SQydM", "X-Received": "by 2002:a05:6a00:94f3:b0:82a:805a:7e2 with SMTP id\n d2e1a72fcca58-834fdb07ac5mr827987b3a.9.1777507603906;\n Wed, 29 Apr 2026 17:06:43 -0700 (PDT)", "From": "Richard Henderson <richard.henderson@linaro.org>", "To": "qemu-devel@nongnu.org", "Cc": "philmd@linaro.org,\n\tIlya Leoshkevich <iii@linux.ibm.com>", "Subject": "[PATCH v2 33/40] target/s390x: Move float{32,\n 64}_s390_divide_to_integer", "Date": "Thu, 30 Apr 2026 10:05:16 +1000", "Message-ID": "<20260430000524.56046-34-richard.henderson@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260430000524.56046-1-richard.henderson@linaro.org>", "References": "<20260430000524.56046-1-richard.henderson@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::535;\n envelope-from=richard.henderson@linaro.org; helo=mail-pg1-x535.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Now that we've exposed enough infrastructure, this can be\nimplemented in the backend that needs it.\n\nReviewed-by: Ilya Leoshkevich <iii@linux.ibm.com>\nSigned-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n include/fpu/softfloat.h | 11 ---\n fpu/softfloat.c | 137 ----------------------------------\n target/s390x/tcg/fpu_helper.c | 135 +++++++++++++++++++++++++++++++++\n 3 files changed, 135 insertions(+), 148 deletions(-)", "diff": "diff --git a/include/fpu/softfloat.h b/include/fpu/softfloat.h\nindex 8389a07b04..1580d956d5 100644\n--- a/include/fpu/softfloat.h\n+++ b/include/fpu/softfloat.h\n@@ -1386,15 +1386,4 @@ static inline bool float128_unordered_quiet(float128 a, float128 b,\n *----------------------------------------------------------------------------*/\n float128 float128_default_nan(float_status *status);\n \n-#define DECLARE_S390_DIVIDE_TO_INTEGER(floatN) \\\n-void floatN ## _s390_divide_to_integer(floatN a, floatN b, \\\n- int final_quotient_rounding_mode, \\\n- bool mask_underflow, bool mask_inexact, \\\n- floatN *r, floatN *n, \\\n- uint32_t *cc, int *dxc, \\\n- float_status *status)\n-DECLARE_S390_DIVIDE_TO_INTEGER(float32);\n-DECLARE_S390_DIVIDE_TO_INTEGER(float64);\n-\n-\n #endif /* SOFTFLOAT_H */\ndiff --git a/fpu/softfloat.c b/fpu/softfloat.c\nindex cd03ace323..6a14c5d639 100644\n--- a/fpu/softfloat.c\n+++ b/fpu/softfloat.c\n@@ -5151,143 +5151,6 @@ floatx80 floatx80_round(floatx80 a, float_status *status)\n return floatx80_round_pack_canonical(&p, status);\n }\n \n-static void parts_s390_divide_to_integer(FloatParts64 *a, FloatParts64 *b,\n- int final_quotient_rounding_mode,\n- bool mask_underflow, bool mask_inexact,\n- const FloatFmt *fmt,\n- FloatParts64 *r, FloatParts64 *n,\n- uint32_t *cc, int *dxc,\n- float_status *status)\n-{\n- /* POp table \"Results: DIVIDE TO INTEGER (Part 1 of 2)\" */\n- if ((float_cmask(a->cls) | float_cmask(b->cls)) & float_cmask_anynan) {\n- *r = parts64_pick_nan(a, b, status);\n- *n = *r;\n- *cc = 1;\n- } else if (a->cls == float_class_inf || b->cls == float_class_zero) {\n- *r = parts64_default_nan(status);\n- *n = *r;\n- *cc = 1;\n- status->float_exception_flags |= float_flag_invalid;\n- } else if (b->cls == float_class_inf) {\n- *r = *a;\n- n->cls = float_class_zero;\n- n->sign = a->sign ^ b->sign;\n- *cc = 0;\n- } else {\n- FloatParts64 *q, q_buf, r_precise;\n- int float_exception_flags = 0;\n- bool is_q_smallish;\n- uint32_t r_flags;\n-\n- /* Compute precise quotient */\n- q_buf = parts64_div(a, b, status);\n- q = &q_buf;\n-\n- /*\n- * Check whether two closest integers can be precisely represented,\n- * i.e., all their bits fit into the fractional part.\n- */\n- is_q_smallish = q->exp < (fmt->frac_size + 1);\n-\n- /*\n- * Final quotient is rounded using final-quotient-rounding method, and\n- * partial quotient is rounded toward zero.\n- *\n- * Rounding of partial quotient may be inexact. This is the whole point\n- * of distinguishing partial quotients, so ignore the exception.\n- */\n- *n = parts64_round_to_int(q,\n- is_q_smallish\n- ? final_quotient_rounding_mode\n- : float_round_to_zero,\n- 0, status, fmt);\n-\n- /* Compute precise remainder */\n- r_precise = parts64_muladd(b, n, a,\n- float_muladd_negate_product, status);\n-\n- /* Round remainder to the target format */\n- *r = r_precise;\n- status->float_exception_flags = 0;\n- *r = parts64_round_to_fmt(r, status, fmt);\n- r_flags = status->float_exception_flags;\n-\n- /* POp table \"Results: DIVIDE TO INTEGER (Part 2 of 2)\" */\n- if (is_q_smallish) {\n- if (r->cls != float_class_zero) {\n- if (r->exp < 2 - (1 << (fmt->exp_size - 1))) {\n- if (mask_underflow) {\n- float_exception_flags |= float_flag_underflow;\n- *dxc = 0x10;\n- r->exp += fmt->exp_re_bias;\n- }\n- } else if (r_flags & float_flag_inexact) {\n- float_exception_flags |= float_flag_inexact;\n- if (mask_inexact) {\n- bool saved_r_sign, saved_r_precise_sign;\n-\n- /*\n- * Check whether remainder was truncated (rounded\n- * toward zero) or incremented.\n- */\n- saved_r_sign = r->sign;\n- saved_r_precise_sign = r_precise.sign;\n- r->sign = false;\n- r_precise.sign = false;\n- if (parts64_compare(r, &r_precise, status, true) <\n- float_relation_equal) {\n- *dxc = 0x8;\n- } else {\n- *dxc = 0xc;\n- }\n- r->sign = saved_r_sign;\n- r_precise.sign = saved_r_precise_sign;\n- }\n- }\n- }\n- *cc = 0;\n- } else if (n->exp > (1 << (fmt->exp_size - 1)) - 1) {\n- n->exp -= fmt->exp_re_bias;\n- *cc = r->cls == float_class_zero ? 1 : 3;\n- } else {\n- *cc = r->cls == float_class_zero ? 0 : 2;\n- }\n-\n- /* Adjust signs of zero results */\n- if (r->cls == float_class_zero) {\n- r->sign = a->sign;\n- }\n- if (n->cls == float_class_zero) {\n- n->sign = a->sign ^ b->sign;\n- }\n-\n- status->float_exception_flags = float_exception_flags;\n- }\n-}\n-\n-#define DEFINE_S390_DIVIDE_TO_INTEGER(floatN) \\\n-void floatN ## _s390_divide_to_integer(floatN a, floatN b, \\\n- int final_quotient_rounding_mode, \\\n- bool mask_underflow, bool mask_inexact, \\\n- floatN *r, floatN *n, \\\n- uint32_t *cc, int *dxc, \\\n- float_status *status) \\\n-{ \\\n- FloatParts64 pa = floatN ## _unpack_canonical(a, status); \\\n- FloatParts64 pb = floatN ## _unpack_canonical(b, status); \\\n- FloatParts64 pr, pn; \\\n- parts_s390_divide_to_integer(&pa, &pb, final_quotient_rounding_mode, \\\n- mask_underflow, mask_inexact, \\\n- &floatN ## _params, \\\n- &pr, &pn, cc, dxc, status); \\\n- *r = floatN ## _round_pack_canonical(&pr, status); \\\n- *n = floatN ## _round_pack_canonical(&pn, status); \\\n-}\n-\n-DEFINE_S390_DIVIDE_TO_INTEGER(float32)\n-DEFINE_S390_DIVIDE_TO_INTEGER(float64)\n-\n static void __attribute__((constructor)) softfloat_init(void)\n {\n union_float64 ua, ub, uc, ur;\ndiff --git a/target/s390x/tcg/fpu_helper.c b/target/s390x/tcg/fpu_helper.c\nindex 122994960a..33e0f6100d 100644\n--- a/target/s390x/tcg/fpu_helper.c\n+++ b/target/s390x/tcg/fpu_helper.c\n@@ -24,6 +24,7 @@\n #include \"tcg_s390x.h\"\n #include \"exec/helper-proto.h\"\n #include \"fpu/softfloat.h\"\n+#include \"fpu/softfloat-parts.h\"\n \n /* #define DEBUG_HELPER */\n #ifdef DEBUG_HELPER\n@@ -315,6 +316,140 @@ Int128 HELPER(dxb)(CPUS390XState *env, Int128 a, Int128 b)\n return RET128(ret);\n }\n \n+static void parts_s390_divide_to_integer(FloatParts64 *a, FloatParts64 *b,\n+ int final_quotient_rounding_mode,\n+ bool mask_underflow, bool mask_inexact,\n+ const FloatFmt *fmt,\n+ FloatParts64 *r, FloatParts64 *n,\n+ uint32_t *cc, int *dxc,\n+ float_status *status)\n+{\n+ /* POp table \"Results: DIVIDE TO INTEGER (Part 1 of 2)\" */\n+ if ((float_cmask(a->cls) | float_cmask(b->cls)) & float_cmask_anynan) {\n+ *r = parts64_pick_nan(a, b, status);\n+ *n = *r;\n+ *cc = 1;\n+ } else if (a->cls == float_class_inf || b->cls == float_class_zero) {\n+ *r = parts64_default_nan(status);\n+ *n = *r;\n+ *cc = 1;\n+ status->float_exception_flags |= float_flag_invalid;\n+ } else if (b->cls == float_class_inf) {\n+ *r = *a;\n+ n->cls = float_class_zero;\n+ n->sign = a->sign ^ b->sign;\n+ *cc = 0;\n+ } else {\n+ FloatParts64 *q, q_buf, r_precise;\n+ int float_exception_flags = 0;\n+ bool is_q_smallish;\n+ uint32_t r_flags;\n+\n+ /* Compute precise quotient */\n+ q_buf = parts64_div(a, b, status);\n+ q = &q_buf;\n+\n+ /*\n+ * Check whether two closest integers can be precisely represented,\n+ * i.e., all their bits fit into the fractional part.\n+ */\n+ is_q_smallish = q->exp < (fmt->frac_size + 1);\n+\n+ /*\n+ * Final quotient is rounded using final-quotient-rounding method, and\n+ * partial quotient is rounded toward zero.\n+ *\n+ * Rounding of partial quotient may be inexact. This is the whole point\n+ * of distinguishing partial quotients, so ignore the exception.\n+ */\n+ *n = parts64_round_to_int(q,\n+ is_q_smallish\n+ ? final_quotient_rounding_mode\n+ : float_round_to_zero,\n+ 0, status, fmt);\n+\n+ /* Compute precise remainder */\n+ r_precise = parts64_muladd(b, n, a,\n+ float_muladd_negate_product, status);\n+\n+ /* Round remainder to the target format */\n+ *r = r_precise;\n+ status->float_exception_flags = 0;\n+ *r = parts64_round_to_fmt(r, status, fmt);\n+ r_flags = status->float_exception_flags;\n+\n+ /* POp table \"Results: DIVIDE TO INTEGER (Part 2 of 2)\" */\n+ if (is_q_smallish) {\n+ if (r->cls != float_class_zero) {\n+ if (r->exp < 2 - (1 << (fmt->exp_size - 1))) {\n+ if (mask_underflow) {\n+ float_exception_flags |= float_flag_underflow;\n+ *dxc = 0x10;\n+ r->exp += fmt->exp_re_bias;\n+ }\n+ } else if (r_flags & float_flag_inexact) {\n+ float_exception_flags |= float_flag_inexact;\n+ if (mask_inexact) {\n+ bool saved_r_sign, saved_r_precise_sign;\n+\n+ /*\n+ * Check whether remainder was truncated (rounded\n+ * toward zero) or incremented.\n+ */\n+ saved_r_sign = r->sign;\n+ saved_r_precise_sign = r_precise.sign;\n+ r->sign = false;\n+ r_precise.sign = false;\n+ if (parts64_compare(r, &r_precise, status, true) <\n+ float_relation_equal) {\n+ *dxc = 0x8;\n+ } else {\n+ *dxc = 0xc;\n+ }\n+ r->sign = saved_r_sign;\n+ r_precise.sign = saved_r_precise_sign;\n+ }\n+ }\n+ }\n+ *cc = 0;\n+ } else if (n->exp > (1 << (fmt->exp_size - 1)) - 1) {\n+ n->exp -= fmt->exp_re_bias;\n+ *cc = r->cls == float_class_zero ? 1 : 3;\n+ } else {\n+ *cc = r->cls == float_class_zero ? 0 : 2;\n+ }\n+\n+ /* Adjust signs of zero results */\n+ if (r->cls == float_class_zero) {\n+ r->sign = a->sign;\n+ }\n+ if (n->cls == float_class_zero) {\n+ n->sign = a->sign ^ b->sign;\n+ }\n+\n+ status->float_exception_flags = float_exception_flags;\n+ }\n+}\n+\n+#define DEFINE_S390_DIVIDE_TO_INTEGER(floatN) \\\n+static void floatN ## _s390_divide_to_integer(floatN a, floatN b, \\\n+ int final_quotient_rounding_mode, bool mask_underflow, bool mask_inexact, \\\n+ floatN *r, floatN *n, uint32_t *cc, int *dxc, float_status *status) \\\n+{ \\\n+ FloatParts64 pa = floatN ## _unpack_canonical(a, status); \\\n+ FloatParts64 pb = floatN ## _unpack_canonical(b, status); \\\n+ FloatParts64 pr, pn; \\\n+ parts_s390_divide_to_integer(&pa, &pb, final_quotient_rounding_mode, \\\n+ mask_underflow, mask_inexact, \\\n+ &floatN ## _params, \\\n+ &pr, &pn, cc, dxc, status); \\\n+ *r = floatN ## _round_pack_canonical(&pr, status); \\\n+ *n = floatN ## _round_pack_canonical(&pn, status); \\\n+}\n+\n+DEFINE_S390_DIVIDE_TO_INTEGER(float32)\n+DEFINE_S390_DIVIDE_TO_INTEGER(float64)\n+\n void HELPER(dib)(CPUS390XState *env, uint32_t r1, uint32_t r2, uint32_t r3,\n uint32_t m4, uint32_t bits)\n {\n", "prefixes": [ "v2", "33/40" ] }